AXE5-Eagle Create a Linux Boot Image



Software and hardware requirements to complete all exercises. Requirements: Install all software as required in the installation Guide.

Document Control

Document Version:	Version 1.3
Document Date:	06/22/2025
Document Author(s):	Steven Kravatsky, Erika Peter, Naji Naufel, Fue Xiong, Helmut
	Ploetz, Henry Alexander, Mark Travaglini, ESC Team
Document	Released
Classification:	
Document	This document is still under development. All specifications,
Distribution:	procedures, and processes described in this document are
	subject to change without prior notice
Prior Version History:	Version 1.2

Please read the legal disclaimer at the end of this document.

Contents

1	Introduction	6
1.1	Readers Guide	6
1.2	Definitions	7
2	Getting Started	9
3	Agilex™ 5 SoC FPGAs	10
3.1	Agilex 5 Family of Devices	10
3.1	1 E Series, Group B	10
3.1	.2 E Series, Group A	11
3.1	3 D Series	11
3.2	Agilex™ 5 SoC FPGA Architecture	12
3.2	.1 The Secure Device Manager (SDM)	12
3.2	2 MPU Cluster	13
3.2	.3 HPS/FPGA Bridges	13
3.3	AXE5-Eagle Golden System Reference Design (GSRD)	14
3.4	AXE5-Eagle Golden Hardware Reference Design (GHRD)	14
3.5	Agilex 5 SoC FPGA Boot Overview	17
3.5	1 FPGA Configuration First Mode	17
3.5	2 HPS Boot First Mode	18
3.5	.3 FPGA Configuration First Mode – Detail	18
3.6	System Layout for HPS Boot First Mode	
3.6	1 Dual Flash System	
3.7	The HPS Boot Flow	
3.8	The HPS Boot Sequence	25
3.8	1 Exception Levels	25
3.8	2 Arm Trustzone	
3.8	.3 Arm Trusted Firmware (ATF), Boot Loader Stage 3-1 (BL31)	
4	HPS Customization	31
4.1	HPS FPGA Interfaces	33
4.1	1 FPGA to SDRAM Bridge (F2SDRAM)	34
4.1	2 Lightweight HPS to FPGA Bridge (LWH2F)	35
4.1	.3 HPS to FPGA Bridge (H2F)	36
4.1	4 FPGA to HPS Bridge (F2H)	36
4.2	HPS Clocks, Resets, Power	
4.2	1 Input Clocks	
4.2		
4.2	.3 Power & Resets	

WDW

4.3	Pin Mux and Peripherals	
4.3	3.1 Advanced IP Placement	40
4.3	3.2 Advanced FPGA Placement	42
5	Creating a Bootable Image	43
5.1	Code repositories	
5.2	Launch the Oracle VirtualBox Linux Virtual Machine	
5.2	2.1 Launch the VirtualBox based Ubuntu 22.04 LTS Virtual Machine	
5.2	2.2 Copy and paste guide	
5.2	2.3 Host password	47
5.2	2.4 VirtualBox Menu Bar	47
5.3	Setup the build environment	47
5.4	Arm Trusted Firmware (BL31)	47
5.5	U-boot	48
5.5	5.1 defconfig	
5.5	5.2 Devicetree	
5.5	5.3 Compile U-boot	49
5.6	Linux	51
5.6	6.1 defconfig	51
5.6	6.2 Devicetree	51
5.6	6.3 Compile Linux	51
5.7	Create a Linux Root File System (rootfs) with Yocto	53
5.8	Create the FPGA Configuration Bitstream Image	54
5.9	Create the SD Card Image	56
5.9	9.1 Write the SD Card image	57
5.10	Configure the board	59
5.1	10.1 Configure the MSEL DIP Switches	59
5.1	10.2 Assemble the Hardware	59
5.11	Connect to the target terminal	60
5.12	Boot the Linux Image	60
5.1	12.1 Enable the Arrow Blaster in the VirtualBox VM	60
5.2	12.2 Download the FPGA configuration file	61
5.2	12.3 Download the SOF file	62
5.13	View the Linux Boot Log	62
5.14	Turn RGB LEDs On and Off	64
5.2	14.1 Access the LEDS from Linux using devmem2	66
5.1	14.2 Specify each LED in Linux as a device	66
5.1	14.3 Defining the RGB LEDs as devices on the AXE5-Eagle board	67
5.1	14.4 Access the LEDS from Linux as devices	69

6	Additional Resources	.70
7	Legal Disclaimer	.71

1 Introduction

This lab provides comprehensive information showing the steps that an Agilex[™] 5 SoC FPGA takes from power on to booting the Linux operating system.

You will review

- The architecture of the Agilex 5 SoC FPGA
- The AXE5-Eagle Golden System Reference Design (GSRD)
- The AXE5-Eagle Golden Hardware Reference Design (GHRD)
- The Agilex 5 SoC FPGA Configuration modes
- The HPS Boot flow
- The Linux Boot log from a successful boot sequence.

You will learn

- How to customize the Hard Processing System (HPS)
- About the different boot stages that the Secure Device Manager (SDM) and the HPS transition through to reach the Linux prompt.
- About the software required for the HPS Boot flow
- How to source and compile each of these software components.
- How to create a bootable Linux image.
- How to create a custom, flashable, FPGA image required by the SDM.
- How to run the bootable Linux image on an AXE5-Eagle board.

1.1 Readers Guide

If you are new to Agilex[™] 5 SoC FPGAs and building Embedded Linux images, it is recommended that all sections of this document are read. Portions of section 3 and 4 can be disregarded depending on the readers' familiarity with the topic.

Abbreviations are referenced throughout the lab document. Use the list below for expansions/definitions of these abbreviations.

1.2 Definitions

MOW

ARM	Originally an abbreviation of Acorn RISC Machines		
ARMv7-A	ARM version 7 for 32-bit Cortex A architecture devices		
ARMv8-A	ARM version 8 for 64-bit Cortex A architecture		
	devices		
ATF	Arm Trusted Firmware		
BL31	ATF Boot Loader section 3-1		
CMF	Configuration Management Firmware		
CPU	Central Processing Unit		
DSU	ARM DynamicIQ Shared Unit		
DTB	Device Tree Blob, binary version of Device Tree source		
ECC	Error Checking and Correction		
EL1, EL2, EL3,	ARM Exception Levels 1 to 4		
EL4			
EMAC	Ethernet Media Access Controller		
EMIF	External Memory Interface		
eMMC	Embedded Multi Media Card		
EOSC	External Oscillator		
F2H	FPGA to HPS		
F2SDRAM	FPGA to SDRAM		
FAT	File Allocation Table		
FIT	Flattened Image Tree		
FIQ	Fast Interrupt Request		
FPGA	Field Programmable Gate Array		
FSBL	First Stage Boot Loader		
GB	Giga Byte		
GHRD	Golden Hardware Reference Design		
GIC	Generic Interrupt Controller		
GPIO	General Purpose Input Output		
GSRD	Golden System Reference Design		
H2F	HPS to FPGA		
HPS	Hard Processing System		
10	Input Output		
IP	Intellectual Property		
ITS	Image Tree Source		
ITB	Image Tree Blob, binary version of ITS		
JIC	JTAG Indirect Configuration		
JTAG	Joint Test Action Group		

КВ	Kilo Byte
L1, L2, L3	Level 1,2 or 3 cache memory
LPDDR4	Low Power DDR4
LSM	SDM Local Sector Manager
LWH2F	Lightweight HPS to FPGA
LZMA	Lempel-Ziv-Markov chain Algorithm
make	Utility to control the generation of executable code
MB	Mega Byte
mkimage	Utility used to create images for use with U-boot
MPU	Micro Processor Unit
MUX	Multiplexer
NS	Non-secure
OS	Operating System
OTG	On The Go
PDD	Platform Design Document
PSCI	Power State Coordination Interface
PLL	Phase Lock Loop
POR	Power On Reset
QSPI	Quad Serial Peripheral Interface
RAM	Random Access Memory
ROM	Read Only Memory
SD	Secure Digital
SDM	Secure Device Manager
SDRAM	Synchronous Dynamic Random Access Memory
SOC	System on Chip
SEU	Single Event Upset
SPI	Serial Peripheral Interface
SPIM	SPI Master
SPL	Secondary Program Loader
SSBL	Second Stage Boot Loader
TBBR	Trusted Board Boot Requirements
TEE	Trusted Execution Environment
UART	Universal Asynchronous Receiver Transmitter
UIMG	U-boot Image

2 Getting Started

The first objective is to ensure that you have all the necessary items so that the lab can be completed successfully. Below is a list of items required to complete this lab:

- Personal computer or laptop running 64-bit Windows 10 or later with at least an Intel i3 core (or equivalent), 8GB RAM.
- The build environment will be provided on a VirtualBox Virtual Machine, running Ubuntu Linux 22.04 LTS. Refer to the installation guide for details.
- A desire to learn!

3 Agilex[™] 5 SoC FPGAs

3.1 Agilex 5 Family of Devices



Figure 3-1 : Agilex 5 Family of Devices

Three major variants are offered in the Agilex 5 Product family.

- D series
- E Series, Group A
- E Series, Group B

3.1.1 E Series, Group B

Power Optimized FPGA with IO Only- these are the smallest devices in the family that are meant for the most power efficient applications. These will have IO only- no ARM processor or transceivers.

Power Optimized FPGA with HPS - these devices will have a quad core ARM option and 17G transceivers. These devices are for mid-range applications that will need an ARM processor and other peripherals.

3.1.2 E Series, Group A

Performance Optimized FPGA with HPS - These are the highest-performance devices in the E Series family. These devices have a higher fabric speed and a 28G transceiver option, along with the quad core ARM processor.

3.1.3 D Series

Performance Optimized FPGA with HPS - These are the highest-performance devices in this family. These devices have the highest fabric speed, highest external memory speeds and a 28G transceiver option, along with the quad core ARM processor.

The AXE5-Eagle board uses an **E**-series, group **B** device that includes a quad core

ARM and transceivers.

WUVIN

3.2 Agilex[™] 5 SoC FPGA Architecture

The Agilex[™] 5 system-on-a-chip (SoC) is composed of two distinct portions: a dualcore Arm Cortex-A76 and dual-core Arm Cortex-A55 Hard Processor System (HPS), and a FPGA. The HPS architecture integrates a wide set of peripherals that reduces board size and increases performance within a system. A short description of some key sections of the HPS is provided below.



Figure 3-2 : Agilex 5 Architecture

3.2.1 The Secure Device Manager (SDM)

All Agilex[™] 5 FPGAs and SoCs contain an SDM. The SDM is a triple-redundant processor that serves as the point of entry into the device for all JTAG and configuration commands.

The SDM bootstraps the HPS in Agilex[™] 5 SoCs. This bootstrapping ensures that the HPS boots using the same security features available to the FPGA.

WUVN

3.2.2 MPU Cluster

The MPU Cluster includes the following features:

- Two Arm Cortex-A55 core with 32 KB L1 instruction cache and data cache per core and a unified 128 KB L2 cache per core
- Two Arm Cortex-A76 core with 64 KB L1 instruction cache and data cache per core and a unified 256 KB L2 cache per core
- DSU with 2 MB L3 cache
- Hardware cache coherency maintained using the L3 memory system
- ECC support for L1, L2 and L3 memories
- Static power-gated domains for Cortex-A55 and Cortex-A76 cores

3.2.3 HPS/FPGA Bridges

Bridges are used to move data between the FPGA fabric and HPS logic.

The Lightweight-to-FPGA (LWH2F) bridge extends the HPS peripherals to the FPGA like the H2F. However, the LWH2F is meant for a narrower (32-bit data bus) use case involving simple peripherals on the FPGA, where latency is prioritized over bandwidth. The LWH2F bridge is meant for strongly ordered single transactions.

This allows usage of the LWH2F as the configuration bus for FPGA IPs. The FPGA IP can then make use of H2F or F2H/F2SDRAM as the main data mover bus.

The HPS-to-FPGA (H2F) bridge extends the HPS peripherals to the FPGA. Additional IPs implemented on FPGA can be used as part of the HPS subsystem. The H2F bridge can also be connected to another 256GB of FPGA SDRAM, extending the amount of physical memory available to HPS.

The FPGA-to-HPS (F2H) bridge provides a way for initiators (IPs, accelerators) in the fabric to access HPS peripherals, which makes the peripherals extensions of the FPGAsystem.

The FPGA-to-SDRAM (F2SDRAM) bridge provides the asynchronous clock domain crossing logic for the F2SDRAM port from the fabric. The primary traffic is transactions to the DRAM subsystems from all the fabric agents.

WUNN

3.3 AXE5-Eagle Golden System Reference Design (GSRD)

The AXE5-Eagle Golden System Reference Design is a thoroughly tested known good design showcasing a system using both HPS and FPGA resources, intended to be used as a baseline project.

The GSRD is comprised of the following components:

- Golden Hardware Reference Design (GHRD)
- Reference HPS software including:
 - Arm Trusted Firmware
 - o U-Boot
 - o Linux Kernel
 - o Linux drivers
 - Sample applications

The current GSRD uses FPGA-First configuration mode.

3.4 AXE5-Eagle Golden Hardware Reference Design (GHRD)

The AXE5-Eagle GHRD, part of the AXE5-Eagle Golden System Reference Design (GSRD), is an Intel[®] Quartus[®] Prime project that contains a full HPS design for the Arrow AXE5-Eagle board. The GHRD has connections to a boot source, SDRAM memory and other peripherals on the development board.

You must always use a hardware design with the Intel® Agilex™ SoC if you choose to take advantage of the HPS features. The purpose of the hardware design is to configure the SoC, including the FPGA portion, the HPS pin multiplexers and I/Os, and the SDRAM. All software projects depend on a hardware design.

The GHRD is regression tested with every major release of the Quartus Prime Design Suite (QPDS) and includes the latest bug fixes for known hardware issues. As such, the GHRD serves as a well-known configuration of a SoC FPGA hardware system.

GUIDELINE: Use the latest GHRD as a baseline for new SoC FPGA hardware projects. You may then modify the design to suit your end application needs.

A block diagram of the GHRD is shown in figure 3-3 below. The design is constructed using the Altera Platform Designer tool. The GHRD is constructed as a hierarchical design. The GHRD represents the top level, with a number of subsystems.



Figure 3-3 : GHRD Block Diagram



The following subsystems are included in the GHRD:

- Board
 - Board level reset and clock inputs
- Clock
 - Includes a Phase Lock Loop that generates clocks for all clock domains in the design. Each clock has an associated, synchronous reset.
- HPS
 - This subsystem includes the customized HPS section, the HPS EMIF controller and a JTAG interface for use with System Console.
- EMIF
 - This subsystem adds an additional EMIF controller. This can be mastered from the FPGA fabric or from the HPS.
- Peripheral
 - This is a collection of FPGA fabric GPIO peripherals used for controlling LEDs and reading pushbutton and DIP switch inputs. It also includes two GPIOs used for releasing the Ethernet PHY and USB PHY from reset.
- Ethernet
 - An additional HPS EMAC is routed through the FPGA and connected to the second set of ethernet hardware on the board.
- Video
 - The AXE5-Eagle includes an ADV7511 HDMI PHY output device. This can be used by a Nios V soft processor or the HPS ARM cores running Linux. It can be used to provide a graphical desktop for Linux in conjunction with a USB keyboard and mouse. The subsystem includes a DMA used for reading video from a framebuffer and writing it to an HDMI peripheral. The HDMI peripheral manipulates the raw video data into a format compatible with the ADV7511 PHY.

The GHRD top level in Platform Designer can be viewed in Figure 3-4.

	- 🔍	📄 Shov	v subsystem modules 🛛 🔲 Hide uncon	nectable interfaces					
Use	Conne	ctions	Name	Description	Export	Clock	Base	End	-
V			🗆 🖳 board subsystem	board subsystem					
			■ iclk	Clock Input	sys clk	exported			
			o clk	Clock Output	Double-click to expo	rt board sub			
		⊳-	– i reset pb n	Reset Input	reset pb n	-			
			🛥 o reset	Reset Output	Double-click to expo	rt [i clk]			
V			🗆 🗓 clock subsystem	clock subsystem					
			🚽 o rst 200m	Reset Output	Double-click to expo	rt clock sub			
			- o clk 200m	Clock Output	Double-click to expo	rt clock sub			
	↓ ↓ ↓	\rightarrow	■ clk	Clock Input	Double-click to expo				
		\rightarrow	ia board reset	Reset Input	Double-click to expo				
		×	🚽 clk 148 5m	Clock Output	Double-click to expo	rt clock sub			
		a	🛋 clk 148 5m n	Clock Output	hdmi clk	clock sub			
V			🗆 🛄 hps subsystem	hps system		_			
	¢	\rightarrow	🖿 clk	Clock Input	Double-click to expo	rt clock su			
			emif_bank3a_hps_ref_clk	Clock Input	emif_bank3a_hps_ref.	exported			
		0	emac0_app_rst	Reset Output	emac0_app_rst				
		0	emac2_app_rst	Reset Output	emac2_app_rst				
		0	 spirm0_sclk_out 	Clock Output	spim0_sclk_out	hps_subs			
			i2c1_scl_i	Clock Input	i2c1_scl_i	exported			
		0	<pre>i2cl_scl_oe</pre>	Clock Output	i2c1_scl_oe	hps_subs			
				Clock Input	usb31_phy_pma_cpu	exported			
				Clock Input	usb31_phy_refclk_p	exported			
				Clock Input	usb31_phy_refclk_n	exported			
				Reset Input	usb31_phy_reconfig				
				Clock Input	usb31_phy_reconfig				
	↓ ↓ ↓	\rightarrow	► reset	Reset Input	Double-click to expo	rt [clk]			
r			🖻 🗓 emif_subsystem	emif_subsystem					
	•	\rightarrow	 sys_clk 	Clock Input	Double-click to expo				
				Clock Input	emif_bank2a_fpga_re.				
		\rightarrow	sys_reset	Reset Input	Double-click to expo	rt [sys_clk]			
V			🖻 🗓 ethernet_subsystem	ethernet_subsystem					
	•	\mapsto	■ clk	Clock Input	Double-click to expo				
	• •	\rightarrow	 clock_25m 	Clock Input	Double-click to expo				
		\rightarrow	► reset	Reset Input	Double-click to expo	rt [clk]			
r			🍋 fpga_only_master	JTAG to Avalon Master Bridge In					
	\diamond	\rightarrow	► clk	Clock Input	Double-click to expo				
		\rightarrow	 clk_reset 	Reset Input	Double-click to expo				
		\square	 master_reset 	Reset Output	Double-click to expo	rt			
2			日 唱 peripheral_subsystem	peripheral_sys					
		\rightarrow	elk -	Clock Input	Double-click to expo				
	• • • •	\rightarrow	■ reset	Reset Input	Double-click to expo	rt [cik]			
~			日 唱 video_subsystem	video_sys					
	Î	$\bullet \rightarrow$	hdmi_clock_in	Clock Input	Double-click to expo				
	0	$\rightarrow \rightarrow$	 sys_clock 	Clock Input Reset Input	Double-click to expo	rt clock_su			

Figure 3-4 : GHRD Top level view in Platform Designer

3.5 Agilex 5 SoC FPGA Boot Overview

The Agilex 5 SoC FPGA combines an FPGA with a hard processor system (HPS) that is capable of booting operating systems such as Linux and Zephyr. When booting the device from a power-on reset (POR), you can choose between two different methods of booting.

3.5.1 FPGA Configuration First Mode

When you select the FPGA First option, the SDM fully configures the FPGA, then configures the HPS IO and HPS EMIF controller, loads the HPS first-stage bootloader (FSBL) and takes the HPS out of reset. *Note:* The FPGA and all of the IOs are fully configured before the HPS is released from reset. Thus, when the HPS boots, the FPGA is in user mode and is ready to interact with the HPS.

WUVN

3.5.2 HPS Boot First Mode

When you select the HPS First option, the SDM first configures the HPS IO and HPS EMIF controller, loads the HPS FSBL and takes the HPS out of reset. Then the HPS configures the FPGA IO and FPGA fabric at a later time. *Note:* This mode is also referred to as Early IO Release Mode or Early IO Configuration. After power-on, the device configures a minimal amount of IO required by the HPS before releasing the HPS from reset. This mode allows the HPS to boot quickly without having to wait for the full configuration to complete. Subsequently, the HPS may trigger an FPGA configuration request during the SSBL or OS stage.

The GSRD currently uses the **HPS Boot First Mode**.

3.5.3 FPGA Configuration First Mode - Detail

Figure 3-4 shows the boot stages of the Agilex 5 device from POR all the way to a user application running on an operating system.





Figure 3-5 : HPS First Boot Flow



Time	Boot Stage	Device State
TPOR	POR	Power-on reset
T ₁ to T ₂	SDM- Boot ROM	 SDM samples the MSEL pins to determine the configuration and boot source. It also establishes the device security level based on eFuse values. SDM firmware initializes the device. SDM authenticates and decrypts the bitstream (this process occurs as necessary throughout the configuration).
T ₂ to T ₃	SDM- Configuration Firmware	 SDM configures the HPS EMIF I/O and the rest of the user-configured SDM I/O. SDM loads the FSBL from the bitstream into HPS on-chip RAM. HPS boot core start executing FSBL code. SDM enables HPS SDRAM I/O and optionally enables HPS debug. HPS is released from reset.
T ₃ to T ₄	First Stage Bootloader (FSBL)	 The FSBL initializes the HPS, including the SDRAM. FSBL obtains the SSBL from HPS flash or by requesting flash access from the SDM. FSBL loads the SSBL into SDRAM. HPS peripheral I/O pin multiplexer and buffers are configured. Clocks, resets and bridges are also configured. HPS I/O peripherals are available. HPS bootstrap completes.
T ₄ to T ₅	Second Stage Bootloader (SSBL)	 After bootstrap completes, any of the following steps may occur: 1. The FPGA core configuration loads into SDRAM from one of the following sources: SDM flash HPS alternate flash EMAC interface 2. HPS requests that the SDM configures the FPGA core. Note: This step is applicable for U-Boot ATF Linux boot only. For ATF Linux Boot and ATF Zephyr Boot, the FPGA configuration happens in the next stage. 3. FPGA enters user mode. 4. OS is loaded into SDRAM.
T ₅ to T _{Boot_} Complete	Operating System (OS)	 OS boot occurs and the OS schedules applications for runtime launch. (Optional step) The OS initiates FPGA configuration through a secure monitor call (SMC) to the resident SMC handler (typically SSBL), which then initiates the request to the SDM.

Table 1 : FPGA Configuration First Stages

The sections following this table describe each stage in more detail.

3.5.3.1 Power-On Reset (POR)

Ensure you power each of the power rails according to the power sequencing consideration until they reach the required voltage levels. In addition, the power-up sequence must meet either the standard or the fast power-on reset (POR) delay time.

3.5.3.2 Secure Device Manager

The Secure Device Manager (SDM) is a triple-redundant processor-based module that manages configuration and the security features of Agilex 5 devices. The SDM is available on all Agilex 5 devices. The block diagram below provides an overview of the Agilex 5 configuration architecture which includes the following blocks:

• SDM: More information about the SDM is contained in later sections.

- Configuration network: The SDM uses this dedicated, parallel configuration network to distribute the configuration bitstream to Local Sector Managers (LSMs). You cannot access this network.
- LSMs: The LSM is a microprocessor. Each configuration sector includes an LSM. The LSM parses configuration bitstream and configures the logic elements for its sector. After configuration, the LSM performs the following functions:
 - Monitors for single event upsets at the sector level
 Processes responses to single event upsets (SEUs)



- Performs integrity checks in user mode

Figure 3-6 : Agilex 5 Configuration Architecture Block Diagram

Once the Agilex 5 SoC FPGA exits POR, the SDM samples the MSEL[2:0] pins to determine the boot source. Next, the device configures the SDM I/Os according to the selected boot source interface and the SDM retrieves the configuration bitstream through the interface. The typical configuration bitstream for HPS boot first mode contains:

• SDM configuration firmware HPS external memory interface (EMIF) I/O configuration data HPS FSBL code and FSBL hardware handoff binary data

The SDM completes the configuration of the HPS EMIF I/O and then copies the HPS FSBL to the HPS on-chip RAM.

3.5.3.3 First-Stage Bootloader

After the SDM releases the HPS from reset, the FSBL initializes the HPS. Initialization includes configuring clocks, HPS dedicated I/Os, and peripherals.

In HPS first boot mode, the SDM, HPS OSC and HPS EMIF clocks must be running stable and set at the correct frequency before you begin any part of the configuration sequence.

In HPS first boot mode, phase 1 configuration is successful as long as HPS OSC and HPS EMIF clocks are running stable.

You can create the FSBL from one of the following sources:

- U-Boot secondary program loader (SPL)
- Arm Trusted Firmware

3.5.3.4 Second-Stage Bootloader

The second-stage bootloader (SSBL) is the second boot stage for the HPS. The FSBL initiates the copy of the SSBL to the HPS SDRAM. The SSBL typically enables more advanced peripherals such as Ethernet and supports a command line interface.

You can create the HPS SSBL from one of the following sources:

- U-Boot secondary program loader (SPL)
- Arm Trusted Firmware

You can optionally perform FPGA core and I/O configuration in during the SSBL stage. The SSBL copies the FPGA configuration files from one of the following sources to the HPS SDRAM:

- HPS Flash
- SDM Flash
- External host via the HPS Ethernet (for example, TFTP)

After the SSBL copies the FPGA configuration files to the HPS SDRAM, the SSBL can initiate a configuration request to the SDM to begin the configuration process.

3.5.3.5 Operating System

Typically, the SSBL loads the operating system (OS) stage into SDRAM. The OS executes from SDRAM. Depending on your application requirements, you may implement a conventional OS or an RTOS.

3.5.3.6 Application

The application that runs on the OS is the last boot stage.

WUV

3.6 System Layout for HPS Boot First Mode

The following section describes the supported system layout for HPS Boot First mode. The OS is assumed to be Linux, but you may replace Linux with other supported operating systems.

3.6.1 Dual Flash System

In a dual flash system, the SDM flash stores the configuration bitstream, while the HPS flash stores the HPS SSBL and the rest of the OS files.



Figure 3-7 : Dual Flash Devices (SDM and HPS)

3.7 The HPS Boot Flow

The following section introduces the boot flows supported by the HPS.

There are 3 boot flows supported:

• U-Boot, ATF, Linux Boot



- U-Boot SPL > ATF BL31 > U-Boot > Linux
- ATF, Linux Boot
 - o ATF BL2 ➤ ATF BL31 ➤ Linux
- ATF, Zephyr Boot
 - ATF BL2 ➤ ATF BL31 ➤ Zephyr

U-Boot SPL is also known as the First Stage Boot Loader (FSBL).

ATF BL31 includes functionality known as the Secure Monitor.

U-Boot is also known as the Second Stage Boot Loader (SSBL).

The AXE5-Eagle board utilizes the U-Boot, ATF, Linux Boot flow.

The following figure shows the overview of the HPS Boot Flow using a U-Boot as HPS Bootloader to boot to the Linux OS.



Figure 3-8 : HPS Boot flow

The boot flow is described in steps below:

- The Configuration Management Firmware (CMF), which is a part of the configuration bitstream, running on the SDM loads the FSBL, which is U-Boot SPL, into HPS On-Chip RAM and then brings the HPS boot core out from reset.
- The U-Boot SPL loads the SSBL, which is ATF BL31 and U-Boot proper (SSBL), into DDR.

WDVN

- The U-Boot SPL jumps to ATF BL31.
- ATF BL31 sets up the GIC, EL3 environment, and initializes the PSCI services. PSCI services in ATF remain active or available once ATF jumps to U-Boot.
- ATF BL31 jumps to the U-Boot proper.
- U-Boot loads the Linux OS into the DDR.
- U-Boot jumps to the Linux OS.
- *Note:* U-Boot proper and the Linux OS can access the SDM FPGA features through ATF BL31 through the Arm Secure Monitor Call (SMC).

WUVN

3.8 The HPS Boot Sequence

To understand the HPS boot sequence it is important to understand the concept of privilege and exception levels with respect to the Armv8-A (also known as AArch64) processor architecture.

Modern software is developed to be split into different modules, each with a different level of access to system and processor resources. An example of this is the split between the operating system kernel and user applications. The operating system needs to perform actions which we do not want a user application to be able to perform. The kernel needs a high level of access to system resources, whereas user applications need limited ability to configure the system. Privilege dictates which processor resources a software entity can see and control.

The AArch64 architectures enable this split by implementing different levels of privilege. The current privilege level can only change when the processor takes an exception or returns from an exception. Therefore, these privilege levels are referred to as Exception levels in the Arm architecture.

3.8.1 Exception Levels

The name for privilege in AArch64 is Exception level, often abbreviated to EL. The Exception levels are numbered, normally abbreviated and referred to as EL<x>, where <x> is a number between 0 and 3. The higher the level of privilege the higher the number. For example, the lowest level of privilege is referred to as EL0.





The architecture does not specify what software uses which Exception level. A common usage model is application code running at ELO, with a rich Operating

System (OS) such as Linux running at EL1. EL2 may be used by a hypervisor, with EL3 used by firmware and security gateway code.

For example, Linux can call firmware functions at EL3, using software interface standards, to abstract the intent from the lower-level details for powering on or off a core. This model means the bulk of PE processing typically occurs at EL0/1.

The Exception level can only change when any of the following occur:

- Taking an exception
- Returning from an exception
- Processor reset
- During Debug state
- Exiting from Debug state

When taking an exception, the Exception level can increase or stay the same. You can never move to a lower privilege level by taking an exception. When returning from an exception the Exception level can decrease or stay the same. You can never move to a higher privilege level by returning from an exception.

3.8.2 Arm Trustzone

TrustZone is the name of the Security architecture in the Arm A-profile architecture. First introduced in Armv6K, TrustZone is also supported in Armv7-A and Armv8-A. TrustZone provides two execution environments with system-wide hardware enforced isolation between them, as shown in this diagram:



Figure 3-10 : Normal and Trusted worlds

3.8.2.1 Normal and Trusted worlds

The Normal world runs a rich software stack. This software stack typically includes a large application set, a complex operating system like Linux, and possibly a hypervisor. Such software stacks are large and complex. While efforts can be made to

WDVN

secure them, the size of the attack surface means that they are more vulnerable to attack.

The Trusted world runs a smaller and simpler software stack, which is referred to as a Trusted Execution Environment (TEE). Typically, a TEE includes several Trusted services that are hosted by a lightweight kernel. The Trusted services provide functionality like key management. This software stack has a considerably smaller attack surface, which helps reduce vulnerability to attack.

3.8.2.2 Secure and Non-secure states

In the Arm architecture, there are two Security states: Secure and Non-secure. These Security states map onto the Trusted and Normal worlds.

At ELO, EL1, and EL2 the processor can be in either Secure state or Non-secure state, which is controlled by the SCR_EL3.NS bit. You often see this written as:

- NS.EL1: Non-secure state, Exception level 1
- S.EL1: Secure state, Exception level 1

EL3 is always in Secure state, regardless of the value of the SCR_EL3.NS bit. The arrangement of Security states and Exception levels is shown here:



Figure 3-11 : Secure and Non-secure states

3.8.2.3 Switching between Secure States

ለጠገገለ

To change Security state, in either direction, execution must pass through EL3, as shown in the following diagram:



Figure 3-12 : Switching between states

The preceding diagram shows an example sequence of the steps involved in moving between Security states. Taking this one step at a time:

- Entering a higher Exception level requires an exception. Typically, this exception would be a FIQ or an SMC (Secure Monitor Call) exception.
- EL3 is entered at the appropriate exception vector. Software that is running in EL3 toggles the SCR_EL3.NS bit.
- An exception return then takes the processor from EL3 to S.EL1.

There is more to changing Security state than just moving between the Exception levels and changing the SCR_EL3.NS bit. We also must consider the processor state.

There is only one copy of the vector registers, the general-purpose registers, and most System registers. When moving between Security states it is the responsibility of software, not hardware, to save and restore register state. By convention, the piece of software that does this is called the **Secure Monitor**. This makes our earlier example look more like what you can see in the following diagram:

WUVN



Figure 3-13 : Secure Monitor

Trusted Firmware, an open-source project that Arm sponsors, provides a reference implementation of a Secure Monitor. This is referred to as Arm Trusted Firmware (ATF).

3.8.3 Arm Trusted Firmware (ATF), Boot Loader Stage 3-1 (BL31)

The ARM Trusted Firmware implements a subset of the Trusted Board Boot Requirements (TBBR) Platform Design Document (PDD) for ARM reference platforms. The TBB sequence starts when the platform is powered on and runs up to the stage where it hands-off control to firmware running in the normal world in DRAM. This is the cold boot path.

The ARM Trusted Firmware also implements the Power State Coordination Interface (PSCI) as a runtime service. PSCI is the interface from normal world software to firmware implementing power management use-cases (for example, secondary CPU boot, hotplug and idle). Normal world software can access ARM Trusted Firmware runtime services via the ARM SMC (Secure Monitor Call) instruction.

The ARM Trusted Firmware implements a framework for configuring and managing interrupts generated in either security state.

BL31 executes solely in trusted memory. The functionality implemented by BL31 is as follows.

3.8.3.1 Architectural initialization

Architectural initialization in BL31 allows override of any previous initialization done by prior boot loader firmware. BL31 creates page tables to address the first 4GB of physical address space and initializes the MMU accordingly. It initializes a buffer of frequently used pointers, called per-CPU pointer cache, in memory for faster access. Currently the per-CPU pointer cache contains only the pointer to crash stack. It then replaces the existing exception vectors with its own. BL31 exception vectors implement more elaborate support for handling SMCs since this is the only mechanism to access the runtime services implemented by BL31 (PSCI for example). BL31 checks each SMC for validity as specified by the SMC calling convention PDD before passing control to the required SMC handler routine.

3.8.3.2 Platform initialization

BL31 performs detailed platform initialization, which enables normal world software to function correctly. It initializes a UART console, which enables access to the printf family of functions in BL31. It enables the system level implementation of the generic timer through the memory mapped interface. It initializes the following:

- GICv2 initialization
- GICv3 initialization
- Power management
- Runtime services initialization

WUVIN

4 HPS Customization

As mentioned in section 3.4, a hardware design must be defined for the Agilex[™] SoC FPGA, if you choose to take advantage of the HPS features. This section will review the HPS customizations that were chosen for the GHRD and used on the AXE5-Eagle board.

The HPS customization is implemented by using the Platform Designer tool. This tool is launched from Quartus Prime Pro. The snapshots below were captured from the Hard Processor System Intel Agilex 5 IP component.

The Figure below shows the different sections of the HPS that are customized in the GHRD.

- FPGA to SDRAM (F2SDRAM) bridge
- FPGA to HPS (F2H) bridge
- HPS and Lightweight HPS to FPGA (LWH2F) bridge
- MPU Cluster
- HPS peripherals







Customization is implemented within the Hard Processor System Intel Agilex 5 FPGA IP Graphical User Interface seen in the figure below.

The HPS FPGA Interfaces tab is used to customize the bridges. The HPS Clocks, Resets, Power tab is used to determine which Arm cores are powered on and at which frequencies they operate. The Pin Mux and Peripherals tab is used to select which peripherals are to be used and whether they will be routed to the HPS IO banks or to FPGA IO banks.

Hard Processor System Intel Agilex 5 FPGA IP Intel_agilex_5_soc				
HPS FPGA Interfaces SD	RAM Y HPS Clocks, Resets, Power Y IO Delays Y Pin Mux and Peripherals			
General				
Enable MPU standby & e	vent signals			
🖌 Enable GP signals				
Enable debug APB inter	ace			
Enable STM HVV events				
Enable SWJ-DP JTAG in	terface			
Enable CTI interface				
Enable AMBA Trace Bu	:			
HPS FPGA Bridges				
FPGA to HPS Subordin	ate			
Interface Specification:	AXI-4 👻			
Enable/Data Width:	Unused 🔽			
Interface Address Width:	31-bit 2GB 👻			
Enable System MMU				
FPGA to SDRAM Subor	dinate			
Enable/Data Width:	256-bit 👻			
Interface Address Width:	32-bit 4GB			
HPS to FPGA Manager				
Enable/Data Width:	32-bit 🗸			
Interface Address Width:	30-bit 1GB			
▼ Lightweight HPS to FP	GA Manager			
Enable/Data Width:	32-bit			
Interface Address Width:	29-bit 512 MB			

Figure 4-2 : HPS Customization

WUVN

4.1 HPS FPGA Interfaces

The bridges between the FPGA and the HPS allow

- HPS master access to FPGA peripherals (H2F and LWH2F)
- FPGA access to the full HPS address map including coherent access to HPS SDRAM (F2H)
- FPGA non-coherent access to HPS SDRAM (F2SDRAM)

It is useful to view the HPS system address map from the FPGA and the HPS perspectives before reviewing the bridge customization.



Figure 4-3 : Total System Address Map

The address map on the left represents the view as seen by HPS masters. The map on the right represents the view as seen by FPGA masters. The map in the middle shows the respective local address maps of the LWH2F, H2F and MPFE2SDRAM bridges.

WUVIN

4.1.1 FPGA to SDRAM Bridge (F2SDRAM)

The 40 Bit Global address map for the FPGA provides three separate address map locations for the SDRAM. The first is located at 0x00 8000 0000 and has an address span of 2GB. The next is located at 0x08 8000 0000 and has an address span of 30GB. The last is located at 0x88 8000 0000 and has an address span of 480GB. Used together these three regions provide for a total of 512 GB SDRAM. The Eagle board is populated with 1GB of LPDDR4 SDRAM connected to the HPS EMIF controller. This is mapped in the 40 Bit Global address map in the 2GB to 4GB space.

The Interface Address Width can be set anywhere from 20 to 38 bits. The Data Width can be 32, 64 or 128 bits wide. To provide access to the entire range of the LPDDR4 from the fabric, the Interface Address Width is set to 32 bits. This provides the required map range of 0 to 4GB. The data width is set to 256 bits for maximum bandwidth.

* FPGA to SDRAM Subordinate			
Enable/Data Width:	256-bit	-	
Interface Address Width:	32-bit 4GB	-	
	40-bit 1TB		
	39-bit 512GB		
	38-bit 256GB		
	37-bit 128GB		
	36-bit 64GB		
	35-bit 32GB		
	34-bit 16GB		
	33-bit 8GB		
	32-bit 4GB		
	31-bit 2GB		
	30-bit 1GB		
	29-bit 512 MB		
	28-bit 256 MB		
	27-bit 128 MB		
	26-bit 64 MB		
	25-bit 32 MB		
	24-bit 16 MB		
	23-bit 8 MB		
	22-bit 4 MB		
	21-bit 2 MB		
	20-bit 1 MB		

FPGA to SDRAM Subordinate					
Enable/Data Width:	256-bit	•			
Interface Address Width:	Unused 64-bit 128-bit				
	256-bit				

Figure 4-4 : F2SDRAM Customization

4.1.2 Lightweight HPS to FPGA Bridge (LWH2F)

This bridge's base address is mapped at one fixed location in the 40 Bit Global address map for the HPS (0x00 2000 0000). It has a maximum address span of 29 bits (512 MB). It has a fixed data width of 32 bits. The GHRD uses the entire 29-bit span.

The bridge is intended to be used as a low latency, control plane interface from the HPS to the FPGA.



Figure 4-5 : LWHPS2FPGA Customization

WUVIN

4.1.3 HPS to FPGA Bridge (H2F)

The 40 Bit Global address map for the HPS provides three separate address map locations for the H2F bridge. The first is located at 0x00 4000 0000 and has an address span of 1GB. The next is located at 0x04 4000 0000 and has an address span of 15GB. The last is located at 0x44 4000 0000 and has an address span of 240GB. The local address map for this bridge presents a contiguous 38 bit address span (256 GB).

The Interface Address Width can be set anywhere from 20 to 38 bits. The Data Width can be 32, 64 or 128 bits wide. The GHRD currently has selected a 1GB address span and 32 data width. The GHRD has the H2F bridge connected to the FPGA EMIF subsystem. The Eagle board is populated with 1GB of LPDDR4 SDRAM connected to the FPGA EMIF controller.

HPS to FPGA Manager		
Enable/Data Width:	32-bit	•
Interface Address Width:	30-bit 1GB	•
	38-bit 256GB 37-bit 128GB 36-bit 64GB 35-bit 32GB 34-bit 16GB 33-bit 8GB 32-bit 8GB 31-bit 2GB 30-bit 1GB	
	29-bit 512 MB 28-bit 256 MB 27-bit 128 MB 26-bit 64 MB 25-bit 32 MB 24-bit 36 MB 23-bit 8 MB 22-bit 4 MB 21-bit 2 MB 20-bit 1 MB	

HPS to FPGA Manager		
Enable/Data Width:	32-bit	•
	Unused	
	32-bit	
	64-bit	
	128-bit	

Figure 4-6 : HPS2FPGA Customization

4.1.4 FPGA to HPS Bridge (F2H)

F2H bridge provides a way for initiators (IPs, accelerators) in the fabric to access HPS peripherals, which makes the peripherals extensions of the HPS system. The accelerator coordinates with the HPS MPU via mailboxes or semaphores in HPS memory, or via various interrupts and GPIOs exposed by the HPS to the fabric. Typical use cases involve the HPS MPU preparing space in memory for fabric accelerators to use, then allowing the accelerator to move and process large amounts of data in HPS memory. The HPS MPU can perform control functions such as inspecting headers in large streams of data to determine the next action and coordinating data movement among multiple fabric accelerators. This bridge places

fabric initiators in the same hierarchy as the MPU in the HPS subsystem. F2H bridge supports IO cache coherency with the HPS MPU caches; fabric transactions can snoop the MPU caches, but the MPU caches cannot snoop activity in the fabric. In addition, using ACE-lite, the F2H bridge goes through the system memory management unit (SMMU). This allows fabric initiators to use the same virtual memory view as the MPU.

WUVN

4.2 HPS Clocks, Resets, Power

This section allows the designer the ability to customize the input clock frequency for the HPS, the Phase Lock Loop output (PLL) frequencies and which Arm cores are powered on.

4.2.1 Input Clocks

The Eagle board connects a 25 MHz external oscillator to the HPS EOSC pin.



Figure 4-7 : Input Clocks

4.2.2 PLL Clocks

The individual frequencies that each Arm core operates at can be specified. Cores 0 and 1 share the same frequency.

nput Clocks PLL Clocks	Power & Resets	
MPU Clocks		
Clocks	Frequencies (Mhz)	Sources
MPU	500.00	MainC2
MPU CCU	250.0	MPU
MPU Periph	125.0	MPU
Core0 Core1	875.00	PeriphC0
Core2	800.00	MainC0
Core3	800.00	MainC0

Figure 4-8 : PLL Clocks

4.2.3 Power & Resets

᠕ᡢᡢ᠕

The user can configure which Arm cores are powered on. Cores 0 and 1 share the same selection.



Figure 4-9 : Power Configurations

4.3 Pin Mux and Peripherals

The **Auto-Place IP** tab contains a list of HPS peripherals that can be enabled and either routed to the HPS I/O or to the FPGA.

Auto-Place IP feature assists you to easily select the desired peripherals and have the tool automatically place those peripherals either among the 48 dedicated HPS I/O or on the FPGA if available.

You can enable the following types of peripherals:

- SD/MMC Controller
- USB 2.0 OTG Controller (USB0)
- USB 3.1 Gen1 Controller (USB1)
- Ethernet Media Access Controller
- SPI Master
- SPI Slave
- UART Controller
- I2C Controller
- I3C Controller
- NAND Flash Controller
- CoreSight Debug and Trace
- GPIO

The HPS has 48 dedicated IOs; therefore, not all peripherals can fit in the HPS I/O.

WUVI

4.3.1 Advanced IP Placement

The Advanced IP Placement tab allows you to be more specific about the placement of each peripheral pin in the HPS dedicated I/O quadrant space. Each location has a pulldown selection menu where you can select which peripheral I/O to be routed to the pin location. Each pulldown menu corresponds to the inputs available to the Pin Mux at that location.

Ŀ	Pin Mux GUI							
Ĺ		Advanced						
ľ	Advanced IP Plac	ement Advanced FPGA P	lacement					
	I/O Selectio	ns						
	I/O	IP Selection	I/O	IP Selection	I/O	IP Selection	I/O	IP Selection
	HPS_IOA_1	NONE	HPS_IOA_13	USB1:CLK	HPS_IOB_1	SDMMC:DATA0	HPS_IOB_13	EMAC2:TX_CLK
	HPS_IOA_2	GPI00:101	HPS_IOA_14	USB1:STP	HPS_IOB_2	SDMMC:DATA1	HPS_IOB_14	EMAC2:TX_CTL
	HPS_IOA_3	UARTO:TX 🔻	HPS_IOA_15	USB1:DIR	HPS_IOB_3	SDMMC:CCLK	HPS_IOB_15	EMAC2:RX_CLK
	HPS_IOA_4	UARTO:RX	HPS_IOA_16	USB1:DATA0	HPS_IOB_4	NONE	HPS_IOB_16	EMAC2:RX_CTL
	HPS_IOA_5	I2C0:SDA	HPS_IOA_17	USB1:DATA1	HPS_IOB_5	GPI01:I04	HPS_IOB_17	EMAC2:TXD0
	HPS_IOA_6	12C0:SCL 🗸	HPS_IOA_18	USB1:NXT	HPS_IOB_6	SDMMC:DATA2	HPS_IOB_18	EMAC2:TXD1
	HPS_IOA_7	GPI00:106	HPS_IOA_19	USB1:DATA2	HPS_IOB_7	SDMMC:DATA3	HPS_IOB_19	EMAC2:RXD0
	HPS_IOA_8	GPI00:107	HPS_IOA_20	USB1:DATA3	HPS_IOB_8	SDMMC: CMD	HPS_IOB_20	EMAC2:RXD1
	HPS_IOA_9	GPI00:108	HPS_IOA_21	USB1:DATA4	HPS_IOB_9	MDIO2:MDIO	HPS_IOB_21	EMAC2:TXD2
	HPS_IOA_10	GPIO0:IO9	HPS_IOA_22	USB1:DATA5	HPS_IOB_10	MDIO2:MDC	HPS_IOB_22	EMAC2:TXD3
	HPS_IOA_11	GPI00:I010 -	HPS_IOA_23	USB1:DATA6	HPS_IOB_11	GPI01:I010	HPS_IOB_23	EMAC2:RXD2
	HPS_IOA_12	HCLK:HPS_OSC_CLK -	HPS_IOA_24	USB1:DATA7	HPS_IOB_12	GPI01:I011	HPS_IOB_24	EMAC2:RXD3

Figure 4-10 : AXE5-Eagle board Advanced IP Placement

HPS

Figure 4-11 below shows the corresponding wiring, based on the Advanced IP Placement, on the AXE5-Eagle board, for the HPS IO bank.

	(i)	
	<u> </u>	
	AHPS_OSC_CLK	W135 HPS IOA 1, GPI00_IO0, SPIM0_SS1_N, SPIS0_CLK, UART0_CTS_N, NAND_ADQ0, SDMMC_DATA0, USB0_CLK, EMAC0_PPS0, TRACE_D10 U132_HPS_IOA 2, CPI00_IO1_SPIM0_SS1_N, SPIS0_NOCI_UADT0_DTS_N, NAND_ADQ1_SDMMC_DATA1_USB0_STR_EMAC0_DPS0, TRACE_D10 HPS Bank IOA
	DIPSW1	
	UART0_TX	
_	UARTO RX	AKTIQ HESTICATA CELONTICA SELSO MISCI LIAPTO EX 12C1 SCL NAND RE N USBO DATAD EMACT RESTRICT TRACE DZ
_	I2C0 SDA	1 UI34 HDS IOA 5 CDION IOA SPIMO CLK LIARTI CTS N 12CO SDA NAND WR N SDMMC WRITE PROTECT LISBO DATAL EMAC2 PDS2 TRACE DE
_	I2C0 SCL	T ALTZULIES IOA & CEION IOS SEIMO MOST LIARTI PTS N 1200 SCL NAND ADO2 SEMME DATA2 USBO NYT EMAC2 RESTRICT TRACE DS
	GPIO_LED0	RISH HDS IOA 7 CRION IOS SRIMO MISO MOUOS MOUART1 TX ISC EMACS SRA NAND ADOS SRIMOC RATAS LISRO RATAS TRACE DA
	GPIO LED1	TAGTIQ HESTICATE CELONTICATE SEMINO SSO NEMERO MECHARTE EXTECTEMACE SCIENTINE CLE SEMINE CMD USBO DATAS TRACE DIS
	PB0	N135 [HS_IOA_0, GRIOD_106, SPIMI_SUSD_FINITS_CHILD, MAIN_HAX, 20_EMACL_SOL, NAND_ADOL_SUBMICS_OND_SOLD_ANAX, INACL_SOLA, TRACE_D14 AK120, HS_IOA_9, GRIOD_108, SPIMI_SUSD_FINITS_CHIL, MOIO_MDIO, MOIO_SOLE_MACL_SOLA, NAND_ADOL_SOLA, SOMMIC_DATA4, USBD_DATA4, ISCI_SOLA, TRACE_D14
	PB1	ARTES HPS_IOA_10, GPIOD_IO9, SPIMT_MOSI, SPIST_MOSI, MDTO1_MDC, IZC_EMAC1_SCL, NAND_ADQ5, SDMMC_DATA5, USB0_DATA5, ISC1_SCL, TRACE_D13
_	DIPSW0	T NI34 HPS IOA 11 CPIOLIO10 SPIMI MISO SPISI SS0 N MDIOD MDIO 12C EMACO SDA NAND ADOG SDMMC DATAG USB0 DATAG 13C0 SDA TRACE D12
_	HPS OSC CLK1	132 HPS IOA 1, GEIOG 101, SPIMI SIN SSON, SPISI MISO, MODO MDC IZC EMACO SCL, NAND ADQ7, SDMMC DATA7, USB0 DATA7, ISCO SCL, TRACE D1
	USB_CLK	P130 HPS TOA 12, GPTOD TOTT, SPIMT SSU N, SPIST MISO, MDTOD MOC, ZC EMACU SCL, NAND ADA7, SDMMC DATA7, USBU DATA7, ISCU SCL, TRACE D11 P130 HPS TOA 13, GPTOD TO12, NAND ALE, SDMMC PU PD DATA2, USB1 CLK, EMACU TX CLK, TRACE D10 L133 HPS TOA 14, GPTOD TO12, NAND DR N, SDMMC PUMP ENAL USB1 STP EMACO TX CLK, TRACE D10
	USB_STP	L132 HIPS TOA 13, GFIOD 1012, NAND ALL, SUMMOR PWR ENA, USB1 SCR, EMACO TX CLL, TRACE D1
	USB_DIR	TAD1227 PPS_ICA_IS, GPICU_ICI4, NAND_CE_N, USBI_DIR, EMACU_RA_CER, TRACE_DO
-	USB_DATA0 USB_DATA1	T MISPHPS_IOA_16, GPIOU_IO15, NAND_DQS, SDMMC_DATA_STROBE, USB1_DATA0, EMACO_RX_CTL, TRACE_D7
-	USB NXT	TAD132 HPS_IOA_17, GPIOU_IO16, I3C1_SDA, NAND_ADQ8, USB1_DATA1, EMACU_IXD0, TRACE_D6
-	USB DATA2	HPS TOA_18, GP100_1017, I3C1_SCL, NAND_ADQ9, USB1_NXT, EMACO_TXD1, TRACE_D5
	USB DATA3	T AC128 HPS_IOA_19, GPIOU_IO18, I3CU_SDA, NAND_ADQ10, USB1_DATA2, EMACU_RXD0, TRACE_D4
	USB DATA4	THE PHESLOA 20, GPIOU IO19, SPIM1_SS1_N, I3C0_SCL, NAND_ADQ11, USB1_DATA3, EMAC0_RXD1, TRACE_CLK
-+	USB DATA5	+ ACTOR HPS_IOA_21, GPIOU_IO20, SPIM1_CLK, SPISU_CLK, UARTU_CTS_N, I2C1_SDA, NAND_ADQ12, USB1_DATA4, EMACU_TXD2, TRACE_DU
	USB DATA6	HPS_IOA_22, GPIOU_IO21, SPIM1_MOSI, SPISU_MOSI, UARTU_RTS_N, I2C1_SCL, NAND_ADQ13, USB1_DATA5, EMACU_TXD3, TRACE_D1
-	USB DATA7	C132-HPS_IOA_23, GPIO0_IO22, SPIM1_MISO, SPIS0_SS0_N, UART0_TX, I2C0_SDA, NAND_ADQ14, USB1_DATA6, EMAC0_RXD2, TRACE_D2
		A5ED065BB32AE4SR0
%	SD DATO	A5ED065BB32AE45R0 U1H
%	SD DATO	ASED065BB32AE45R0 UIH E135, June Job 4 CRICA JOB SPINA CHK HADTA CTC N EMACA PDCA NAND ADOA SPINAC DATAS EMACA TX CHK TRACE D10
%	SD DATO SD DAT1 SD CLK	ASED065BB32AE4SR0 UIH E135 HPS_IOB_1, GPI01_IO0, SPIM1_CLK, UART0_CTS_N, EMAC0_PPS0, NAND_ADQ0, SDMMC_DATA0, EMAC1_TX_CLK, TRACE_D10 HPS_Bank IOB D135 HPS_IOB_2, GPI01_IO1, SPIM1_MOSI, UART0_RTS_N, EMAC0_PPSTRIG0, NAND_ADQ1, SDMMC_DATA1, EMAC1_TX_CTL, TRACE_D9 HPS_Bank IOB
	SD_DAT1	ASED065BB32AE4SR0 UIH E135 HPS IOB 1, GPI01 IO0, SPIM1 CLK, UART0_CTS_N, EMAC0_PPS0, NAND_AD00, SDMMC_DATA0, EMAC1_TX_CLK, TRACE_D10 F135 HPS IOB 2, GPI01_IO1, SPIM1_MOSI, UART0_RTS_N, EMAC0_PPSTRIGO, NAND_AD01, SDMMC_DATA1, EMAC1_TX_CLT, TRACE_D9 HPS_IOB_2, GPI01_IO1, SPIM1_MIS0, UART0_TX, ECO_SDA, NAND_WE_N, SDMMC_CLK, EMAC1_RX_CLK, TRACE_D9
	SD_DAT1	A5ED065BB32AE458R0 U1H E135 HPS_IOB_1, GPI01_IO0, SPIM1_CLK, UART0_CTS_N, EMAC0_PPS0, NAND_ADQ0, SDMMC_DATA0, EMAC1_TX_CLK, TRACE_D10 F135 HPS_IOB_2, GPI01_IO1, SPIM1_MOSI, UART0_RTS_N, EMAC0_PPSTRIG0, NAND_ADQ1, SDMMC_DATA1, EMAC1_TX_CLL, TRACE_D9 D132_HPS_IOB_3, GPI01_IO2, SPIM1_MISO, UART0_RTX, I2C0_SDA, NAND_WE_N, SDMMC_LK_EMAC1_RX_CLK, TRACE_D8 AG112_HPS_IOB_4, GPI01_IO3, SPIM1_SS0_N, UART0_RX, I2C0_SCL, NAND_RE_N, EMAC1_RX_CTL, TRACE_D7
	SD_DAT1 SD_CLK	ASED065BB32AE45R0 UIH E135 HPS_IOB_1, GPI01_IO0, SPIM1_CLK, UART0_CTS_N, EMAC0_PPS0, NAND_ADQ0, SDMMC_DATA0, EMAC1_TX_CLK, TRACE_D10 F133 HPS_IOB_2, GPI01_IO1, SPIM1_MOSI, UART0_RTS_N, EMAC0_PPSTRIGO, NAND_ADQ1, SDMMC_DATA1, EMAC1_TX_CLL, TRACE_D9 D133 HPS_IOB_3, GPI01_IO2, SPIM1_MISO, UART0_TX, I2C0_SDA, NAND_WE_N, SDMMC_CLK, EMAC1_RX_CLK, TRACE_D8 AG123 HPS_IOB_4, GPI01_IO3, SPIM1_SS0_N, UART0_RX, I2C0_SCL, NAND_WE_N, EMAC1_RX_CTL, TRACE_D7 Ad123 HPS_IOB_5, GPI01_IO3, SPIM1_SS1_N, SPIS1_CLK, UART1_CTS_N, EMAC2_PPS2, NAND_WE_N, SDMMC_WRITE_PROTECT, I3C1_SDA, EMAC1_TXD0, TRACE_D6
	SD_DAT1 SD_CLK USB_RST	ASED065BB32AE4580 UIH E135 HPS_IOB_1, GPI01_IO0, SPIM1_CLK, UART0_CTS_N, EMAC0_PPS0, NAND_ADQ0, SDMMC_DATA0, EMAC1_TX_CLK, TRACE_D10 F135 HPS_IOB_2, GPI01_IO1, SPIM1_MOSI, UART0_RTS_N, EMAC0_PPSTRIG0, NAND_ADQ1, SDMMC_DATA1, EMAC1_TX_CTL, TRACE_D9 P135 HPS_IOB_3, GPI01_IO2, SPIM1_MISO, UART0_RTS_N, EMAC0_PPSTRIG0, NAND_ADQ1, SDMMC_DATA1, EMAC1_TX_CTL, TRACE_D9 AG125 HPS_IOB_3, GPI01_IO2, SPIM1_MISO, UART0_TX, I2C0_SDA, NAND_WE_N, SDMMC_CLK, EMAC1_RX_CLK, TRACE_D7 B135 HPS_IOB_4, GPI01_IO3, SPIM1_SSI, N, UART0_RX, I2C0_SCL, NAND_WE_N, EMAC2_PPS, INAND_WE_N, SDMMC_WRITE_PROTECT, I3C1_SDA, EMAC1_TXD0, TRACE_D6 B135 HPS_IOB_6, GPI01_IO6, SPIS1_MOSI, UART1_CTS_N, EMAC2_PPSTRIG2, NAND_ADQ2, SDMMC_DATA2, I3C1_SCL, EMAC1_TXD1, TRACE_D6 V122 HPS_IOB_6, GPI01_IOG, SPIS1_MIND51_UART1_CTS_N, EMAC2_PSTRIG2, ONND_ADQ2, SDMMC_DATA2, I3C1_SCL, EMAC1_TXD1, TRACE_D6
	SD_DAT1 SD_CLK USB_RST SD_DAT2 SD_DAT3 SD_CMD	ASED065BB32AE4580 UIH E135 HPS_IOB_1, GPI01_IO0, SPIM1_CLK, UART0_CTS_N, EMAC0_PPS0, NAND_ADQ0, SDMMC_DATA0, EMAC1_TX_CLK, TRACE_D10 F135 HPS_IOB_2, GPI01_IO1, SPIM1_MOSI, UART0_RTS_N, EMAC0_PPSTRIG0, NAND_ADQ1, SDMMC_DATA1, EMAC1_TX_CTL, TRACE_D9 P135 HPS_IOB_3, GPI01_IO2, SPIM1_MISO, UART0_RTS_N, EMAC0_PPSTRIG0, NAND_ADQ1, SDMMC_DATA1, EMAC1_TX_CTL, TRACE_D9 AG125 HPS_IOB_3, GPI01_IO2, SPIM1_MISO, UART0_TX, I2C0_SDA, NAND_WE_N, SDMMC_CLK, EMAC1_RX_CLK, TRACE_D7 B135 HPS_IOB_4, GPI01_IO3, SPIM1_SSI, N, UART0_RX, I2C0_SCL, NAND_WE_N, EMAC2_PPS, INAND_WE_N, SDMMC_WRITE_PROTECT, I3C1_SDA, EMAC1_TXD0, TRACE_D6 B135 HPS_IOB_6, GPI01_IO6, SPIS1_MOSI, UART1_CTS_N, EMAC2_PPSTRIG2, NAND_ADQ2, SDMMC_DATA2, I3C1_SCL, EMAC1_TXD1, TRACE_D6 V122 HPS_IOB_6, GPI01_IOG, SPIS1_MIND51_UART1_CTS_N, EMAC2_PSTRIG2, ONND_ADQ2, SDMMC_DATA2, I3C1_SCL, EMAC1_TXD1, TRACE_D6
	SD DAT1 SD_CLK USB_RST SD_DAT2 SD_DAT3 SD_CMD ETH_MDIO	ASED065BB32AE4580 UIH E135 HPS_IOB_1, GPIO1_IO0, SPIM1_CLK, UART0_CTS_N, EMAC0_PPS0, NAND_ADQ0, SDMMC_DATA0, EMAC1_TX_CLK, TRACE_D10 HPS_IOB_2, GPIO1_IO1, SPIM1_MOSI, UART0_RTS_N, EMAC0_PPSTRIG0, NAND_ADQ1, SDMMC_DATA1, EMAC1_TX_CLL, TRACE_D9 D132 HPS_IOB_3, GPIO1_IO2, SPIM1_MISO, UART0_RTS_N, EMAC0_PPSTRIG0, NAND_ADQ1, SDMMC_DATA1, EMAC1_TX_CLL, TRACE_D9 AG122 HPS_IOB_4, GPIO1_IO3, SPIM1_SS0_N, UART0_RX, I2C0_SCL, NAND_WE_N, SDMMC_CLK, EMAC1_RX_CLL, TRACE_D7 B133 HPS_IOB_5, GPIO1_IO3, SPIM1_SS1_N, SPIS1_CLL, UART1_CTS_N, EMAC2_PPSTRIG2, NAND_WP_N, SDMMC_WRITE_PROTECT, I3C1_SDA, EMAC1_TXD0, TRACE_D6 AG123 HPS_IOB_5, GPIO1_IO3, SPIS1_MIS3I_NART1_TRS_N, EMAC2_PPSTRIG2, NAND_WD_AD33, SDMMC_DATA3, I3C0_SDA, EMAC1_TXD1, TRACE_D5 HIS_HPS_IOB_6, GPIO1_IO5, SPIS1_SS0_N, UART1_TXS_LC1_SDA, NAND_ADQ3, SDMMC_DATA3, I3C0_SDA, EMAC1_TXD1, TRACE_D5 HIS_HPS_IOB_7, GPIO1_IO5, SPIS1_SIS3_N, UART1_TXS_L21_SCL_NAND_ADQ3, SDMMC_DATA3, I3C0_SDA, EMAC1_TXD1, TRACE_D5 HIS_HPS_IOB_8, GPIO1_IO7, SPIS1_SIS_N, UART1_TXS_L21_SCL_NAND_ADQ3, SDMMC_DATA3, I3C0_SDA, EMAC1_TXD1, TRACE_D5 HIS_HPS_IOB_8, GPIO1_IO7, SPIS1_SIS_N, UART1_TXS_L21_SCL_NAND_ADQ3, SDMMC_DATA3, I3C0_SDA, EMAC1_TXD1, TRACE_D5 HIS_HPS_IOB_8, GPIO1_IO5, SPIS1_SSD_N, UART1_TXS_L21_SCL_NAND_ADQ3, SDMMC_DATA3, I3C0_SDA, EMAC1_TXD1, TRACE_D5 HIS_HPS_IOB_7, GPIO1_IOS, SPIS1_SSD_N, UART1_TXS_N, EMAC2_SPIS1_GRAMD_ADQ3, SDMMC_DATA3, I3C0_SDA, EMAC1_TXD1, TRACE_D5 HIS_HPS_IOB_7, GPIO1_IOS, SPIS1_SSD_N, UART1_TXS_N, EMAC2_SPIS1_GRAMD_ADQ3, SDMMC_DATA3, I3C0_SDA, EMAC1_TXD1, TRACE_D5 HIS_HPS_IOB_7, GPIO1_IOS, SPIS1_SSD_N, UART1_TX, I2C1_SCL_NAND_ADQ3, SDMMC_DATA3, I3C0_SDA, EMAC1_TXD1, TRACE_D5 HIS_HPS_IOB_7, GPIO1_IOS, SPIS1_SSD_N, UART1_TX, I2C1_SCL_NAND_ADQ3, SDMMC_DATA3, I3C0_SDA, EMAC1_TXD1, TRACE_D5 HIS_HPS_IOB_7, GPIO1_IOS_NAND_ADA3, SDMMC_ADA3, SDMMC_ADA3, SDMMC_ADA40, ADA3, EMAC1_TXD1, HAACE_D5 HIS_HPS_IOB_7, GPIO1_IOS_NAND_ADA3, SDMMC_ADA3, SDMMC_ADA40, ADA3, ADA40, ADA3, ADA40, ADA3, ADA40, ADA3, ADA40, ADA40, ADA40, ADA40, ADA40, ADA40, ADA40, ADA40,
	SD DAT1 SD_CLK USB_RST SD_DAT2 SD_DAT3 SD_CMD ETH_MDIO ETH_MDIO	ASED065BB32AE45R0 UIH E135 HPS IOB 1, GPI01 100, SPIM1 CLK, UART0_CTS_N, EMAC0_PPS0, NAND_ADQ0, SDMMC_DATA0, EMAC1_TX_CLK, TRACE_D10 HPS Bank IOB D135 HPS IOB 2, GPI01_101, SPIM1_MOSI, UART0_RTS_N, EMAC0_PPSTRIGO, NAND_ADQ1, SDMMC_DATA1, EMAC1_TX_CTL_TRACE_D9 HPS IOB 3, GPI01_102, SPIM1_MISO, UART0_TX, I2C0_SDA, NAND_WE_N, SDMMC_CLK, EMAC1_RX_CLK, TRACE_D8 AG12 HPS IOB 4, GPI01_103, SPIM1_SS1, N, UART0_TX, I2C0_SCL, NAND_RE, N, EMAC1_RX_CTL, TRACE_D7 B135 HPS IOB 5, GPI01_103, SPIM1_SS1, N, SPIS1_CLK, UART1_CTS, N, EMAC2_PPSTRIG2, NAND_WE_N, SDMMC_WRITE_PROTECT, I3C1_SDA, EMAC1_TXD0, TRACE_D6 AG135 HPS_IOB 6, GPI01_105, SPIS1_MOSI, UART1_TX, I2C1_SDA, NAND_ADQ2, SDMMC_DATA2, I3C1_SCL, EMAC1_TXD1, TRACE_D5 V127 HPS_IOB 7, GPI01_106, SPIS1_MOSI, UART1_RTS_N, EMAC2_PFSTRIG2, NAND_ADQ2, SDMMC_DATA2, I3C0_SDA, EMAC1_RXD0, TRACE_D4 AB135 HPS_IOB 5, GPI01_107, SPIS1_MIS0, UART1_RX, I2C1_SCL, NAND_CLE, SDMMC_CMT38, ISC0_SDA, EMAC1_RXD0, TRACE_D4 AB135 HPS_IOB 5, GPI01_107, SPIS1_MIS0, UART1_RX, I2C1_SCL, NAND_CLE, SDMMC_CMT38, ISC0_SDA, EMAC1_RXD0, TRACE_D4 AB135 HPS_IOB 5, GPI01_107, SPIS1_MIS0, UART1_RX, I2C1_SCL, NAND_CLE, SDMMC_CMT38, ISC0_SDA, EMAC1_RXD0, TRACE_D4 AB135 HPS_IOB 5, GPI01_107, SPIS1_MIS0, UART1_RX, I2C1_SCL, NAND_CLE, SDMMC_CMT38, ISC0_SDA, EMAC1_RXD0, TRACE_D4 AB135 HPS_IOB 5, GPI01_107, SPIS1_MIS0, UART1_RX, I2C1_SCL, NAND_CLE, SDMMC_CMT38, ISC0_SDM, EMAC1_RXD0, TRACE_D4 AB135 HPS_IOB 5, GPI01_107, SPIS1_MIS0, UART1_RX, I2C1_SCL, NAND_CLE, SDMMC_CMT38, ISC0_SDMMC_DATA4, EMAC1_TXD0, TRACE_D14 AB135 HPS_IOB 5, GPI01_107, SPIS1_MIS0, UART1_RX, I2C1_SCL, NAND_CLE, SDMMC_CMT38, ISC0_SDMMC_DATA4, EMAC1_TXD0, TRACE_D14 AB135 HPS_IOB 5, GPI01_107, SPIS1_MIS0, UART1_RX, I2C1_SCL, NAND_ADQ3, SDMMC_DATA5, ISC0_SDMMC_DATA4, EMAC1_TXD0, TRACE_D14 AB135 HPS_IOB 5, GPI01_107, SPIS1_MIS0, UART1_RX, I2C1_SCL, NAND_ADQ3, SDMMC_DATA5, EMAC1_TAD1, TRACE_D15 AB135 HPS_IOB 5, GPI01_107, SPIS1_MIS0, UART1_RX, ICT SCL, RANCE_RXD0, TRACE_D14 AB135 HPS_IOB 5, GPI01_I07, SPIS1_MIS0, UART1_RX, ICT SCL, SCL, MAND_ADQ3, SDMMC_
	SD DAT1 SD_CLK USB_RST SD_DAT2 SD_DAT3 SD_CMD ETH_MDI0 ETH_MDC ETH_RST	ASED065BB32AE4580 UIH E135 HPS_IOB_1, GPIO1_IO0, SPIM1_CLK, UART0_CTS_N, EMAC0_PPS0, NAND_ADQ0, SDMMC_DATA0, EMAC1_TX_CLK, TRACE_D10 HPS_IOB_2, GPIO1_IO1, SPIM1_MOSI, UART0_RTS_N, EMAC0_PPSTRIG0, NAND_ADQ1, SDMMC_DATA1, EMAC1_TX_CLL, TRACE_D9 D132 HPS_IOB_3, GPIO1_IO2, SPIM1_MISO, UART0_RTS_N, EMAC0_PPSTRIG0, NAND_ADQ1, SDMMC_DATA1, EMAC1_TX_CLL, TRACE_D9 D132 HPS_IOB_4, GPIO1_IO2, SPIM1_S00, NART0_TX, I2C0_SCL, NAND_RE_N, SDMMC_CLK, EMAC1_RX_CLK, TRACE_D7 B133 HPS_IOB_5, GPIO1_IO3, SPIM1_SS1_N, SPIS1_CLK, UART1_CTS_N, EMAC2_PPSTRIG2, NAND_WP_N, SDMMC_WRITE_PROTECT, I3C1_SDA, EMAC1_TXD0, TRACE_D6 A4132 HPS_IOB_5, GPIO1_IO5, SPIS1_MOSI, UART1_TX_IC1_SDA, IAND_ADQ3, SDMMC_DATA2, I3C0_SDA, EMAC1_RXD1, TRACE_D5 VIIS HPS_IOB_6, GPIO1_IO5, SPIS1_MOSI, UART1_TX_IC1_SDA, NAND_ADQ3, SDMMC_DATA2, I3C0_SDA, EMAC1_RXD1, TRACE_D6 AB135 HPS_IOB_8, GPIO1_IO7, SPIS1_MISO, UART1_TX, I2C1_SDA, NAND_ADQ3, SDMMC_DATA3, I3C0_SDA, EMAC1_RXD1, TRACE_D15 1125 HPS_IOB_9, GPIO1_IO6, TAG_TCK, SPIS0_CLK, MDIO2, MDIO, I2C_EMAC2_SCL, NAND_ADQ3, SDMMC_DATA4, EMAC1_TXD2, TRACE_D14 V133 HPS_IOB_10, GPIO1_IO9, JTAG_TKK, SPIS0_CLK, MDIO2, MDIO, I2C_EMAC2_SCL, NAND_ADQ3, SDMMC_DATA5, EMAC1_TXD3, TRACE_D14 V134 HPS_IOB_10, GPIO1_IO9, JTAG_TKK, SPIS0_CLK, MDIO2, MDIO, I2C_EMAC2_SCL, NAND_ADQ3, SDMMC_DATA5, EMAC1_TXD3, TRACE_D14 V134 HPS_IOB_10, GPIO1_IO9, JTAG_TKK, SPIS0_CLK, MDIO2, MDIO, I2C_EMAC2_SCL, NAND_ADQ3, SDMMC_DATA5, EMAC1_TXD3, TRACE_D14 V134 HPS_IOB_10, GPIO1_IO9, JTAG_TKK, SPIS0_OSI, MDIO2, MDIO, I2C_EMAC0_SCL, NAND_ADQ3, SDMMC_DATA5, EMAC1_TXD3, TRACE_D14 V134 HPS_IOB_10, GPIO1_IO9, JTAG_TKK, SPIS0_SD, MDIO2, MDIO, I2C_EMAC0_SCL, NAND_ADQ3, SDMMC_DATA5, EMAC1_TXD3, TRACE_D14 V134 HPS_IOB_10, GPIO1_IO9, JTAG_TKK, SPIS0_SD, MDIO2, MDIO, I2C_EMAC0_SCL, NAND_ADQ3, SDMMC_DATA5, EMAC1_TXD3, TRACE_D14 V134 HPS_IOB_10, GPIO1_IO9, JTAG_TKK, SPIS0_SD, SDKINDO, I2C_EMAC0_SCL, NAND_ADQ3, SDMMC_DATA5, EMAC1_TXD3, TRACE_D12 V134 HPS_IOB_10, GPIO1_IO9, JTAG_TKK, SPIS0_NOSI, MDIO2 NDC, I2C_EMAC0_SCL, NAND_ADQ3, SDMMC_
	SD DAT1 SD_CLK USB_RST SD_DAT2 SD_DAT3 SD_CMD ETH_MDIO ETH_MDIO ETH_MDIC ETH_RST SD_DETECT	ASED065BB32AE4580 UIH E135 HPS_IOB_1, GPIO1_IO0, SPIM1_CLK, UART0_CTS_N, EMAC0_PPS0, NAND_ADQ0, SDMMC_DATA0, EMAC1_TX_CLK, TRACE_D10 F133 HPS_IOB_2, GPIO1_IO1, SPIM1_MOSI, UART0_RTS_N, EMAC0_PPSTRIG0, NAND_ADQ1, SDMMC_DATA1, EMAC1_TX_CLL, TRACE_D9 D134 HPS_IOB_4, GPIO1_IO2, SPIM1_MISO, UART0_RTS_N, EMAC0_PPSTRIG0, NAND_ADQ1, SDMMC_DATA1, EMAC1_TX_CTL, TRACE_D9 D134 HPS_IOB_4, GPIO1_IO3, SPIM1_MISO, UART0_TX, I2C0_SCL, NAND_WE_N, SDMMC_CLK, EMAC1_RX_CLK, TRACE_D6 D134 HPS_IOB_6, GPIO1_IO3, SPIM1_SSI, N, SPIS1_CLK, UART1_CTS, N, EMAC2_PPSTRIG2, NAND_WE_N, SDMMC_WRITE_PROTECT, I3C1_SDA, EMAC1_TXD0, TRACE_D6 D134 HPS_IOB_6, GPIO1_IO6, SPIS1_MISSI, UART1_RTS_N, EMAC2_PPSTRIG2, NAND_WD_NS, SDMMC_WRITE_PROTECT, I3C1_SDA, EMAC1_TXD0, TRACE_D6 D134 HPS_IOB_6, GPIO1_IO6, SPIS1_MOSI, UART1_RTS_N, EMAC2_PSTRIG2, NAND_MD_NS, SDMMC_WRITE_PROTECT, I3C1_SDA, EMAC1_TXD0, TRACE_D6 D134 HPS_IOB_7, GPIO1_IO6, SPIS1_SS0, N, UART1_TX, I2C1_SCL, NAND_ADQ3, SDMMC_DATA3, I3C0_SDA, EMAC1_TXD0, TRACE_D6 D134 HPS_IOB_7, GPIO1_IO7, SPIS1_SS0, UART1_RX, I2C1_SCL, NAND_ADQ3, SDMMC_DATA3, I3C0_SDA, EMAC1_TXD0, TRACE_D16 T125 HPS_IOB_8, GPIO1_IO3, SPIS1_SS0, UART1_RX, I2C1_SCL, NAND_CLE, SDMMC_CMA1, I3C0_SDL, EMAC1_RXD1, TRACE_D15 T125 HPS_IOB_9, GPIO1_IO3, JTAG_TTK3, SPIS0_MOSI, MOIO2_MDC1, ZC EMAC2_SDA, NAND_ADQ4, SDMMC_DATA4, EMAC1_TXD2, TRACE_D14 T125 HPS_IO
	SD DAT1 SD_CLK USB_RST SD_DAT2 SD_DAT3 SD_CMD ETH_MDIO ETH_MDIO ETH_MDC ETH_RST SD_DETECT ETH_TXCK	ASED065BB32AE4580 UIH F135 F135 F135 F135 F145
	SD DAT1 SD_CLK USB_RST SD_DAT2 SD DAT3 SD CMD ETH_MDIO ETH_MDIO ETH_MST SD DETECT ETH_TXCK ETH_TXCL	ASED065BB32AE4580 UIH E135 HPS_IOB_1, GPIO1_IO0, SPIM1_CLK, UART0_CTS_N, EMAC0_PPS0, NAND_ADQ0, SDMMC_DATA0, EMAC1_TX_CLK, TRACE_D10 HPS_IOB_2, GPIO1_IO1, SPIM1_MOSI, UART0_RTS_N, EMAC0_PPSTRIG0, NAND_ADO1, SDMMC_DATA1, EMAC1_TX_CLL, TRACE_D9 D133 HPS_IOB_3, GPIO1_IO2, SPIM1_MISO, UART0_RTS_N, EMAC0_PPSTRIG0, NAND_ADO1, SDMMC_DATA1, EMAC1_TX_CLL, TRACE_D9 D134 HPS_IOB_4, GPIO1_IO3, SPIM1_SS0_N, UART0_RX, I2C0_SCL, NAND_WE_N, SDMMC_CLK, EMAC1_RX_CLL, TRACE_D7 HPS_IOB_6, GPIO1_IO3, SPIM1_SS1_N, SPIS1_CLL, UART1_CTS_N, EMAC1_PS2, NAND_WP_N, SDMMC_WRITE_PROTECT, I3C1_SDA, EMAC1_TXD0, TRACE_D6 A4132 HPS_IOB_6, GPIO1_IO5, SPIS1_MOSI, UART1_TX_SN, EMAC2_PPSTRIG2, NAND_ADQ3, SDMMC_DATA2, I3C0_SDA, EMAC1_TXD1, TRACE_D5 VIIS HPS_IOB_6, GPIO1_IO5, SPIS1_SS0_N, UART1_TX_SL_C1_SCL, NAND_ADQ3, SDMMC_DATA3, I3C0_SDA, EMAC1_RXD1, TRACE_D15 VIIS HPS_IOB_7, GPIO1_IO6, SPIS1_SS0_N, UART1_TX, I2C1_SCL, NAND_ADQ3, SDMMC_DATA3, I3C0_SDA, EMAC1_RXD1, TRACE_D15 VIIS HPS_IOB_7, GPIO1_IO8, JTAG_TCK, SPIS0_USK, MDIO2_MDIC, I2C_EMAC2_SDA, NAND_ADQ4, SDMMC_DATA4, EMAC1_TXD2, TRACE_D14 HPS_IOB_10, GPIO1_IO8, JTAG_TMS, SPIS0_MOSI, MDIO2_MDIC, I2C_EMAC2_SDA, NAND_ADQ4, SDMMC_DATA4, EMAC1_TXD2, TRACE_D13 HPS_IOB_11, GPIO1_IO19, JTAG_TMS, SPIS0_MOSI, MDIO2_MDIC, I2C_EMAC2_SDA, NAND_ADQ4, SDMMC_DATA4, EMAC1_TXD2, TRACE_D12 HPS_IOB_13, GPIO1_IO1, JTAG_TD1, SPIS0_MISS_MONO_MDIO1_MDIC, I2C_EMAC2_SDA, NAND_ADQ6, SDMMC_DATA4, EMAC1_TXD2, TRACE_D12 HPS_IOB_13, GPIO1_IO10, JTAG_TD1, SPIS0_MISS_MONO_MDIO1_MDIC, I2C_EMAC2_SDA, NAND_ADQ6, SDMMC_DATA4, EMAC1_TXD2, TRACE_D12 HPS_IOB_13, GPIO1_IO10, ITAG_TD1, SPIS0_MISS_MONO_MDIO1_MDIC, I2C_EMAC2_SDA, NAND_ADQ6, SDMMC_DATA4, EMAC1_TXD2, TRACE_D12 HPS_IOB_13, GPIO1_IO12, IZC1_SCL_NAND_DE_N_SDMMC_DVD1_NC_ICZ_EMAC2_TX_CLK, TRACE_D10 MI2A_HPS_IOB_13, GPIO1_IO12, IZC1_SCL_NAND_DHD_P_N_DYDE_DVD1_D01_D2 HPS_IOB_14, GPIO1_IO12, IZC1_SCL_NAND_DP_N_DYDE_N_E EMAC2_TX_CLK, TRACE_D10 MI2A_HPS_IOB_14, GPIO1_IO12, IZC1_SCL_NAND_DHD_P_N_DYDE_N_DVD1_DVD1_D01_D01_D12 HPS_IOB_14, GPIO1_IO12, IZC1_SCL_NAND_D
	SD DAT1 SD_CLK USB_RST SD_DAT2 SD_DAT2 SD_CMD ETH_MDIO ETH_MDIO ETH_RST SD_DETECT ETH_TXCK ETH_TXCK ETH_TXCK	ASED065BB32AE4580 UIH F135 F135 F175
	SD DAT1 SD_CLK USB_RST SD_DAT2 SD_DAT3 SD_CMD ETH_MDIC ETH_RST SD_DETECT ETH_TXCK ETH_TXCK ETH_TXCK ETH_RXCL ETH_RXCL	ASED065BB32AE4580 UIH E135 HPS IOB 1, GPIO1 100, SPIM1_CLK, UART0_CTS_N, EMAC0_PPS0, NAND_ADQ0, SDMMC_DATA0, EMAC1_TX_CLK, TRACE_D10 HPS IOB 2, GPIO1 100, SPIM1_MOSI, UART0_RTS_N, EMAC0_PPSTRIG0, NAND_ADQ1, SDMMC_DATA1, EMAC1_TX_CLT, TRACE_D9 D13+HPS IOB 3, GPIO1 100, SPIM1_MOSI, UART0_RTS_N, EMAC0_PPSTRIG0, NAND_ADQ1, SDMMC_DATA1, EMAC1_TX_CLT, TRACE_D9 D13+HPS IOB 4, GPIO1 100, SPIM1_SS0, UART0_RTS_N, EMAC0_PPSTRIG0, NAND_ADQ1, SDMMC_DATA1, EMAC1_TX_CLT, TRACE_D9 D13+HPS IOB 5, GPIO1 100, SPIM1_SS0, UART0_RX, I2C0_SOL, NAND_RE_N, EMAC0_RX_CLT, TRACE_D7 B134 HPS IOB 6, GPIO1 105, SPIS1_MOSI, UART1_RTS_N, EMAC2_PPSTRIG2, NAND_ADQ3, SDMMC_DATA2, I3C1_SCL_EMAC1_TXD1, TRACE_D5 V134 HPS IOB 6, GPIO1 105, SPIS1_SS0, UART1_RX, I2C1_SOL, NAND_ADQ3, SDMMC_DATA3, I3C0_SDA, EMAC1_RXD1, TRACE_D5 V135 HPS IOB 8, GPIO1 106, SPIS1_SS0, UART1_RX, I2C1_SCL, NAND_ADQ3, SDMMC_DATA3, I3C0_SDA, EMAC1_RXD1, TRACE_D15 V135 HPS IOB 8, GPIO1 107, SPIS1_MISO, UART1_RX, I2C1_SCL, NAND_ADQ3, SDMMC_DATA4, I3C0_TXA, EMAC1_TXD2, TRACE_D14 V135 HPS IOB 9, GPIO1 109, JTAG_TKS, SPIS0_CLK, MDIO2 MDIO, I2C_EMAC2_SCL, NAND_ADQ5, SDMMC_DATA5, EMAC1_RXD1, TRACE_D15 V135 HPS IOB 10, GPIO1 109, JTAG_TKS, SPIS0_SUS, MDIO2 MDIO, I2C_EMAC2_SCL, NAND_ADQ5, SDMMC_DATA5, EMAC1_RXD1, TRACE_D14 V135 HPS IOB 10, GPIO1 101, JTAG_TDD, SPIS0_SSL N, MDIO2 MDIO, I2C_EMAC2 SCL, NAND_ADQ5, SDMMC_DATA5, EMAC1_RXD1, TRACE_D12 V135 HPS IOB 11, GPIO1 1011, JTAG_TDD, SPIS0_SSL N, MDIO0 MDIO, I2C_EMAC0_SCL, NAND_ADQ5, SDMMC_DATA5, EMAC1_RXD1, TRACE_D12 P124 HPS IOB 12, GPIO1 1011, JTAG_TDD, SPIS0_SSL N, MDIO0 MDIO, I2C_EMAC0_SCL, NAND_AD05, SDMMC_DATA5, EMAC1_RXD1, RACE_D12 P124 HPS IOB 13, GPIO1 1011, IAG_TDD, SPIS0_SSL N, MDIO0 MDIO, I2C_EMAC0_SCL, NAND_AD05, SDMMC_DATA5, EMAC1_RXD1, RACE_D12 P124 HPS IOB 14, GPIO1 1011, IAG_TDD, SPIS0_SSL N, SDMMC_DATA2, EMAC2_TX_CLK, TRACE_D8 M122 HPS IOB 14, GPIO1 1011, IAG_TDD, SPIS0_MISO, MDIO0 MDC, I2C_EMAC0_SCL, NAND_ADG5, SDMMC_DATA7, EMAC1_RXD3, TRACE_D11 M124 HPS IOB 14, GPIO1 1011, IAGTTD, XNAND_DCE_N, SO
	SD DAT1 SD_CLK USB_RST SD_DAT2 SD_DAT2 SD_CAT3 SD_CMD ETH_MDIO ETH_MDIO ETH_RST SD_DETECT ETH_TXCK ETH_TXCL ETH_TXCD ETH_RXCK ETH_TXD0	ASED065BB32AE4580 UIH E135 HPS_IOB_1, GPIO1_IO0, SPIMI_CLK, UART0_CTS_N, EMAC0_PPSTRIGO, NAND_ADQ1, SDMMC_DATA0, EMAC1_TX_CLK, TRACE_D10 HPS_IOB_2, GPIO1_IO1, SPIMI_MOSI, UART0_RTS_N, EMAC0_PPSTRIGO, NAND_ADQ1, SDMMC_DATA1, EMAC1_TX_CLK, TRACE_D9 D133 HPS_IOB_2, GPIO1_IO1, SPIMI_MSO, UART0_RTS_N, EMAC0_PPSTRIGO, NAND_ADQ1, SDMMC_DATA1, EMAC1_TX_CLK, TRACE_D9 D134 HPS_IOB_3, GPIO1_IO2, SPIMI_SSI_N, UART0_RTS_N, EMAC0_PPSTRIGO, NAND_ADQ1, SDMMC_CLK, EMAC1_RX_CLL, TRACE_D7 AG133 HPS_IOB_6, GPIO1_IO10, SPIMI_SSI_N, UART0_RX, I2C0_SCL, NAND_RC_N, EMAC1_RX_CTL, TRACE_D7 AG134 HPS_IOB_6, GPIO1_IO10, SPISI_SSI_N, UART1_TXI, SL, EMAC2_PPSTRIGO, NAND_ADQ3, SDMMC, DATA2, I3C1_SCL, EMAC1_TXD1, TRACE_D5 AMAT0 HPS_IOB_7, GPIO1_IOG, SPISI_SSI_SN, UART1_TXI, SL, EMAC2_PPSTRIGO, NAND_ADQ3, SDMMC, DATA4, ISC1_RXD1, TRACE_D15 TISH HPS_IOB 8, GPIO1_IO3, SPISI_SSI_SOL, UART1_TXI, IC1_SDA, NAND_ADQ3, SDMMC, DATA3, ISC0_SDA, EMAC1_RXD1, TRACE_D15 TISH HPS_IOB 8, GPIO1_IOB, JTAG_TK, SPIS0_MCS, MOIO2_MDC, IZC_EMAC2_SDA, NAND_ADQ3, SDMMC_DATA4, EMAC1_TXD2, TRACE_D14 HPS_IOB_11, GPIO1_IOB, JTAG_TMS, SPIS0_MOS, MOIO2_MDC, IZC_EMAC2_SDA, NAND_ADQ6, SDMMC_DATA4, EMAC1_TXD2, TRACE_D12 HPS_IOB_13, GPIO1_IO13, JTAG_TD, SPIS0_MISO, MOIO2_MDC, IZC_EMAC2_SDA, NAND_ADQ6, SDMMC_DATA4, EMAC1_TXD2, TRACE_D12
	SD DAT1 SD CLK USB_RST SD DAT2 SD DAT3 SD CMD ETH_MDIO ETH_MDIO ETH_MDIO ETH_MDIO ETH_MST ETH_TXCK ETH_TXCK ETH_TXCK ETH_TXCL ETH_TXD1	ASED065BB32AE4580 UIH F135 HPS_IOB_1, GPIO1_IO0, SPIM1_CLK, UART0_CTS_N, EMAC0_PPSTRIG0, NAND_ADQ0, SDMMC_DATA0, EMAC1_TX_CLK, TRACE_D10 HPS_IOB_2, GPIO1_IO1, SPIM1_MOSI, UART0_RTS_N, EMAC0_PPSTRIG0, NAND_ADQ1, SDMMC_DATA1, EMAC1_TX_CLK, TRACE_D9 D135 HPS_IOB_2, GPIO1_IO0, SPIM1_MISO, UART0_RTS_N, EMAC0_PPSTRIG0, NAND_ADQ1, SDMMC_DATA1, EMAC1_TX_CLT, TRACE_D9 D135 HPS_IOB_4, GPIO1_IO0, SPIM1_SS0, UART0_RTS_N, EMAC0_PPSTRIG0, NAND_ADQ1, SDMMC_CLK, EMAC1_TX_CLT, TRACE_D9 AG123 HPS_IOB_6, GPIO1_IO3, SPIM1_SS1, N, SPIS1_CLK, UART1_CTS_N, EMAC2_PPS2, NAND_WP_N, SDMMC_WRTE_PROTECT, I3C1_SDA, EMAC1_TXD0, TRACE_D6 A1135 HPS_IOB_6, GPIO1_IO5, SPIS1_MOST, UART1_RTS_N, EMAC2_PPSTRIG2, NAND_ADQ2, SDMMC_DATA2, I3C1_SCL, EMAC1_TXD1, TRACE_D15 HPS_IOB_6, GPIO1_IO6, SPIS1_SON, UART1_RTS_N, EMAC2_PPSTRIG2, NAND_ADQ3, SDMMC_DATA2, I3C1_SCL, EMAC1_TXD1, TRACE_D15 HPS_IOB_6, GPIO1_IO6, SPIS1_SON, UART1_RX, I2C1_SDA, NAND_ADQ3, SDMMC_DATA4, EMAC1_TXD2, TRACE_D14 HPS_IOB_1, GPIO1_IO6, IAG TCK, SPIS0_SON, MDIO2 MDIO, I2C_EMAC2_SCL, NAND_ADQ5, SDMMC_DATA4, EMAC1_TXD2, TRACE_D14 HPS_IOB_1, GPIO1_IO1, JAG TTMS, SPIS0_MOSI, MDIO2 MDIO, I2C_EMAC2_SCL, NAND_ADQ5, SDMMC_DATA4, EMAC1_TXD3, TRACE_D14 HPS_IOB_1, GPIO1_IO1, JAG TTMS, SPIS0_MOSI, MDIO2 MDIO, I2C_EMAC2_SCL, NAND_ADQ5, SDMMC_DATA5, EMAC1_RXD3, TRACE_D14
	SD DAT1 SD_CLK USB RST SD_DAT2 SD_DAT2 SD_CAT2 SD_CAT2 SD_CAT3 SD_CAT3 SD_CAT4 ETH_MDIO ETH_MDIO ETH_RST ETH_TXCK ETH_TXCK ETH_TXCL ETH_TXD0 ETH_TXD1 ETH_TXD1	ASED063BB32AE4580 UIH E135 HPS_IOB_1, GPIO1_IO0, SPIM1_CLK, UART0_CTS_N, EMAC0_PPSTRIG0, NAND_ADQ1, SDMMC_DATA0, EMAC1_TX_CLK, TRACE_D10 HPS_IOB_2, GPIO1_IO1, SPIM1_MOSI, UART0_RTS_N, EMAC0_PPSTRIG0, NAND_ADQ1, SDMMC_DATA1, EMAC1_TX_CLK, TRACE_D9 HPS_IOB_2, GPIO1_IO1, SPIM1_MISO, UART0_RTS_N, EMAC0_PPSTRIG0, NAND_ADQ1, SDMMC_DATA1, EMAC1_TX_CLK, TRACE_D9 HPS_IOB_3, GPIO1_IO2, SPIM1_MISO, UART0_RTS_N, EMAC0_PPSTRIG0, NAND_ADQ1, SDMMC_DATA1, EMAC1_TX_CLK, TRACE_D7 AG123 HPS_IOB_6, GPIO1_IO3, SPIM1_SS0_N, UART0_RX, I2C0_SC1, NAND_RE_N, EMAC1_RX_CT1, TRACE_D7 HPS_IOB_6, GPIO1_IO3, SPIM1_SS1_N, SPIS1_CLK, UART1_CTS_N, EMAC2_PPS_NAND_MOP_N, SDMMC_WRITE_PROTECT, I3C1_SDA, EMAC1_TXD0, TRACE_D6 AMAT0 HPS_IOB_6, GPIO1_IO3, SPIM1_SS1_N, SPIS1_CLK, UART1_CTS_I, SAND_ADQ3, SDMMC_DATA3, IGOS_SDA, EMAC1_RXD1, TRACE_D15 HPS_IOB 8, GPIO1_IO7, SPIS1_SIS0_NUART1_RX, I2C1_SC1, NAND_ADQ3, SDMMC_DATA3, IGOS_SDA, EMAC1_RXD1, TRACE_D15 HPS_IOB 9, GPIO1_IO8, JTAG_TK, SPIS0_CLK, MIDIO2_MDIO, I2C_EMAC2_SDA, NAND_ADQ5, SDMMC_DATA4, EMAC1_TXD2, TRACE_D14 HY13 HPS_IOB 1, GPIO1_IOB, JTAG_TIX, SPIS0_MISO, MOIO0_MDIO, I2C_EMAC2_SDA, NAND_ADQ6, SDMMC_DATA4, EMAC1_TXD2, TRACE_D12 HPS_IOB 1, GPIO1_IOB, JTAG_TIX, SPIS0_MISO, MOIO0_MDIO, I2C_EMAC2_SDA, NAND_ADQ6, SDMMC_DATA4, EMAC1_TXD2, TRACE_D12 HPS_IOB 1, GPIO1_IOB, JTAG_TIX, SPIS0_MISO, MOIO0_MDIO
	SD DAT1 SD_CLK USB_RST SD_DAT2 SD_DAT3 SD_CMD ETH_MDIO ETH_MDIO ETH_MDIO ETH_MST SD_DEITECT SD_DEITECT ETH_TXCK ETH_TXCK ETH_RXCK ETH_RXCK ETH_RXCL ETH_RXDI ETH_RXD1	ASED065BB32AE4580 UIH E135 HPS_IOB_1, GPIO1_IO0, SPIM1_CLK, UART0_CTS_N, EMAC0_PPSTRIG0, NAND_ADQ0, SDMMC_DATA0, EMAC1_TX_CLK, TRACE_D10 HPS_IOB_2, GPIO1_IO1, SPIM1_MOSI, UART0_RTS_N, EMAC0_PPSTRIG0, NAND_ADQ1, SDMMC_DATA1, EMAC1_TX_CLL, TRACE_D9 D135 HPS_IOB_2, GPIO1_IO0, SPIM1_MISO, UART0_RTS_N, EMAC0_PPSTRIG0, NAND_ADQ1, SDMMC_DATA1, EMAC1_TX_CLL, TRACE_D9 D136 HPS_IOB_4, GPIO1_IO0, SPIM1_SS0, UART0_RTS_N, EMAC0_PPSTRIG0, NAND_ADQ1, SDMMC_CLK, EMAC1_RX_CLL, TRACE_D7 BI33 HPS_IOB_4, GPIO1_IO3, SPIM1_SS1, N, UART0_RX, IZO SCL, NAND_ARE, NEMAC2_PPS2, NAND WP_N, SDMMC WRITE_PROTECT, I3C1_SDA, EMAC1_TXD0, TRACE_D6 A1195 IOB 5, GPIO1_IO6, SPIS1_SS0, N, UART1_RTS_N, EMAC2_PPSTRIG2, NAND_ADQ2, SDMMC_DATA2, ISC0_SCL_RACL_TXD0, TRACE_D4 HPS_IOB 4, GPIO1_IO6, SPIS1_SS0, N, UART1_RX, I2C1_SDA, NAND_ADQ3, SDMMC_DATA3, ISC0, SDA, EMAC1_TXD0, TRACE_D15 HPS_IOB 1, GPIO1_IO6, IAG TCK, SPIS0_SCL, MAND C/LE, SDMMC_CATA, ISC0, SDAMC_DATA5, EMAC1_TXD2, TRACE_D14 HPS_IOB 1, GPIO1_IO6, IAG TCK, SPIS0_SCLK, MOIO2 / MDIO, I2C_EMAC2_SCL, NAND_ADQ5, SDMMC_DATA5, EMAC1_TXD3, TRACE_D14 HPS_IOB 1, GPIO1_IO19, JTAG TMS, SPIS0_SCLK, MOIO2 / MDIO, I2C_EMAC2_SCL, NAND_ADQ5, SDMMC_DATA5, EMAC1_TXD3, TRACE_D14 HPS_IOB 1, GPIO1_IO19, JTAG TMS, SPIS0_MOSI, MDIO2 / MDC, I2C_EMAC0_SCL, NAND_ADQ6, SDMMC_DATA5, EMAC1_TXD3, TRACE_D14
	SD DAT1 SD CLK USB_RST USB_RST SD DAT2 SD DAT3 SD CMD ETH, MDIO ETH, MDIO ETH, MST SD DDTECT ETH RST SD DETECT ETH TXCK ETH RXCTL ETH RXCTL ETH, RXCTL ETH, TXD1 ETH, TXD1 ETH, RXD1 ETH, RXD1 ETH, RXD2 ETH, RXD1	ASED065BB32AE4580 UIH E135 HPS_IOB_1, GPIO1_IO0, SPIM1_CLK, UART0_CTS_N, EMAC0_PPS0, NAND_ADQ0, SDMMC_DATA0, EMAC1_TX_CLK, TRACE_D10 HPS_IOB_2, GPIO1_IO1, SPIM1_MOSI, UART0_RTS_N, EMAC0_PPSTRIG0, NAND_ADQ1, SDMMC_DATA1, EMAC1_TX_CLK, TRACE_D9 D133 HPS_IOB_3, GPIO1_IO2, SPIM1_MISO, UART0_RTS_N, EMAC0_PPSTRIG0, NAND_ADQ1, SDMMC_DATA1, EMAC1_TX_CLK, TRACE_D9 AG124 HPS_IOB_4, GPIO1_IO2, SPIM1_MISO, UART0_TX, I2C0_SDA, NAND_WE, N, SDMMC_CLK, EMAC1_RX_CLK, TRACE_D7 HPS_IOB_6, GPIO1_IO3, SPIM1_SS1_N, SPIS1_CLK, UART1_CTS_N, EMAC2_PPSTRIG2, NAND_MP_N, SDMMC_WRITE_PROTECT, I3C1_SDA, EMAC1_TXD0, TRACE_D4 AA133 HPS_IOB_6, GPIO1_IO5, SPIS1_MISO, UART1_TX_IC1_SDA, NAND_ADQ3, SDMMC_DATA3, I3C0_SDA, EMAC1_TXD1, TRACE_D5 HPS_IOB_6, GPIO1_IO5, SPIS1_MISO, UART1_TX, I2C1_SDA, NAND_ADQ3, SDMMC_DATA3, I3C0_SDA, EMAC1_TXD1, TRACE_D15 HPS_IOB_7, GPIO1_IO6, SPIS1_SS0_N, UART1_TX, I2C1_SDA, NAND_ADQ3, SDMMC_DATA3, I3C0_SDA, EMAC1_TXD2, TRACE_D4 AB135 HPS_IOB_8, GPIO1_IO7, SPIS1_MISO, UART1_TX, I2C1_SDA, NAND_ADQ3, SDMMC_DATA4, EMAC1_TXD2, TRACE_D14 HPS_IOB_10, GPIO1_IO9, JTAG_TKS, SPIS0_CLK, MDIO2, MDIO, I2C_EMAC2_SCL, NAND_ADQ3, SDMMC_DATA4, EMAC1_TXD2, TRACE_D14 HPS_IOB_11, GPIO1_IO10, JTAG_TD0, SPIS0_SS0_N, MDIO2, MDIO, I2C_EMAC2_SCL, NAND_ADQ3, SDMMC_DATA4, EMAC1_TXD2, TRACE_D12 HPS_IOB_11, GPIO1_IO10, JTAG_TD0, SPIS0_SS0_N, MDIO0_MDIO, I2C_EMAC2_SCL, NAND_ADQ3, SDMMC_DATA4, EMAC1_RXD2, TRACE_D12 HPS_IOB_11, GPIO1_IO10, JTAG_TD0, SPIS0_SS0_N, MDIO0_MDIO, I2C_EMAC2_SCL, NAND_ADQ3, SDMMC_DATA4, EMAC1_RXD2, TRACE_D12 HPS_IOB_11, GPIO1_IO10, JTAG_TD0, SPIS0_SS0_N, MDIO0_MDIO, I2C_EMAC2_SCL, NAND_ADQ3, SDMMC_DATA4, EMAC1_RXD2, TRACE_D12 HPS_IOB_13, GPIO1_IO11, JTAG_TD1, SPIS0_MIS0, MDIO0_MDIO, I2C_EMAC2_SCL, NAND_ADQ7, SDMMC_DATA4, EMAC1_RXD2, TRACE_D12 HPS_IOB_13, GPIO1_IO11, JTAG_TD1, SPIS0_MIS0_MDIOV_PUP_DATA2, EMAC2_TX_CLK, TRACE_D8 HM35_HHPS_IOB_16, GPIO1_IO14, UART1_TX, NAND_CE_N, SDMMC_CATX, ST_CL, EMAC2_RXD, TRACE_D4 HM35_HHPS_IOB_16, GPIO1_IO14, UART1_RXNAND_ADQ3, SDA, EMAC2_RXD, TRACE_CAT, HPS_IOB_17,
	SD DAT1 SD_CLK USB_RST SD_DAT2 SD_DAT3 SD_CMD ETH_MDIO ETH_MST SD_DETECT ETH_RST SD_DETECT ETH_RXCK ETH_RXCK ETH_RXCK ETH_RXCK ETH_RXCK ETH_RXCN ETH_RXCN ETH_RXCN ETH_RXCN ETH_RXD0 ETH_RXD1 ETH_TXO3	ASED065BB32AE4580 UIH E135 HPS_IOB_1, GPIO1_IO0, SPIM1_CLK, UART0_CTS_N, EMAC0_PPSTRIG0, NAND_ADQ0, SDMMC_DATA0, EMAC1_TX_CLK, TRACE_D10 HPS_IOB_2, GPIO1_IO1, SPIM1_MOSI, UART0_RTS_N, EMAC0_PPSTRIG0, NAND_ADQ1, SDMMC_DATA1, EMAC1_TX_CLK, TRACE_D9 D135 HPS_IOB_2, GPIO1_IO1, SPIM1_MOSI, UART0_RTS_N, EMAC0_PPSTRIG0, NAND_ADQ1, SDMMC_DATA1, EMAC1_TX_CLK, TRACE_D9 D136 HPS_IOB_3, GPIO1_IO2, SPIM1_MISO, UART0_RTS, IC2 OSCL, ANAD, RE, N, SDMMC_CLK, EMAC1_RX_CLK, TRACE_D8 AG100 ASPIN1_SSO, UART1_RTS, N, EMAC2_PPSTRIG2, NAND_ADQ2, SDMMC_DATA2, ISC1_SCL_EMAC1_TXD1, TRACE_D14 HPS_IOB_4, GPIO1_IO6, SPIS1_SSO, N, UART1_TX, IZC1_SDA, NAND_ADQ3, SDMMC_DATA3, ISC0_SDA, EMAC1_RXD0, TRACE_D14 HPS_IOB_6, GPIO1_IO6, SPIS1_SSO, N, UART1_TX, IZC1_SDA, NAND_ADQ3, SDMMC_DATA3, ISC0_SDA, EMAC1_RXD0, TRACE_D14 HPS_IOB_7, GPIO1_IO6, SPIS1_SSO, N, UART1_TX, IZC1_SDA, NAND_ADQ3, SDMMC_DATA3, ISC0_SDA, EMAC1_RXD0, TRACE_D15 HPS_IOB_1, GPIO1_IO6, JTAG_TKS, SPIS0_SOL, MIDIO2_MDIC, IZC_EMAC2_SDA, NAND_ADQ6, SDMMC_DATA4, EMAC1_TXD2, TRACE_D14 HPS_IOB_1, GPIO1_IO1, JTAG_TDO, SPIS0_SSOL, MNDIO2_MDC, IZC_EMAC2_SDA, NAND_ADQ6, SDMMC_DATA4, EMAC1_RXD3, TRACE_D14 HPS_IOB_1, GPIO1_IO1, JTAG_TDO, SPIS0_SSOL, MNDIO2_MDC, IZC_EMAC2_SCL, NAND_ADQ6, SDMMC_DATA5, EMAC1_RXD3, TRACE_D14 HPS_IOB_1, GPIO1_IO1, JTAG_TDO, SPIS0_SSOL, MOIDO_MDC, IZ
	SD DAT1 SD CLK USB_RST 0.012 SD DAT3 SD DAT3 SD CMD ETH_MDIO ETH_MDIC ETH_MDIC ETH_RST SD DETECT ETH_TXCK ETH_TXCK ETH_TXCK ETH_TXCK ETH_TXCL ETH_RXCTL ETH_TXD1 ETH_RXCTL ETH_RXD1 ETH_RXD1 ETH_TXD3 ETH_TXD3 ETH_TXD3 ETH_RXD2	ASED063BB32AE4580 ULH E135 HPS_IOB_1, GPIO1_IO0, SPIM1_CLK, UART0_CTS_N, EMAC0_PPSTRIGO, NAND_ADQ1, SDMMC_DATA0, EMAC1_TX_CLK, TRACE_D10 HPS_IOB_2, GPIO1_IO1, SPIM1_MOSI, UART0_RTS_N, EMAC0_PPSTRIGO, NAND_ADQ1, SDMMC_DATA1, EMAC1_TX_CLK, TRACE_D9 HPS_IOB_3, GPIO1_IO2, SPIM1_MISO, UART0_RTS_N, EMAC0_PPSTRIGO, NAND_ADQ1, SDMMC_DATA1, EMAC1_TX_CLK, TRACE_D9 HPS_IOB_4, GPIO1_IO1, SPIM1_MISO, UART0_RTS_N, EMAC0_PPSTRIGO, NAND_ADQ1, SDMMC_DATA1, ETACE_D7 HPS_IOB_6, GPIO1_IO1, SPIM1_SSI, N, SPIS1_CLK, UART1_CTS_N, EMAC1_PZ, CTL, TRACE_D7 HPS_IOB_6, GPIO1_IO1, SPIS1_SSI, NUART1_TTS_N, EMAC2_PPSTRIGO, NAND_ADQ3, SDMMC, DATA2, I3C1_SCL, EMAC1_TXD1, TRACE_D5 HPS_IOB_6, GPIO1_IO5, SPIS1_MOSI, UART1_RTS_N, EMAC2_PPSTRIGO, NAND_ADQ3, SDMMC, DATA3, IGOS SDA, EMAC1_TXD1, TRACE_D6 AMATT_TX_IZC1_SCL, NAND_ADQ3, SDMMC, DATA3, IGOS SDA, EMAC1_RXD1, TRACE_D15 HPS_IOB_7, GPIO1_IOG, SPIS1_SISO, UART1_RX, IZC1_SCL, NAND_ADQ3, SDMMC_DATA3, IGOS SDA, EMAC1_RXD1, TRACE_D15 HPS_IOB_8, GPIO1_IO7, SPIS1_SISO, UART1_RX, IZC1_SCL, NAND_ADQ3, SDMMC, DATA4, EMAC1_RXD2, TRACE_D14 HPS_IOB_1, GPIO1_IO8, JTAG_TIX, SPIS0_MISO, MOIO2_MDIC, IZC EMAC2_SCL, NAND_ADQ6, SDMMC_DATA4, EMAC1_RXD2, TRACE_D14 HPS_IOB_16, GPIO1_IO10, JTAG_TID, SPIS0_MISO, MOIO0_MDIC, IZC EMAC2_SCL, NAND_ADQ6, SDMMC_DATA4, EMAC1_RXD2, TRACE_D12 HPS_IOB_16, GPIO1_IO10, JTAG_TID, SPIS0_MISO, MOIO0_MDIC, IZC EMAC2_CTX, SDMMC_DATA7, EMAC1
	SD DAT1 SD_CLK USB_RST SD_DAT2 SD_DAT3 SD_CMD ETH_MDIO ETH_MST SD_DETECT ETH_RST SD_DETECT ETH_RXCK ETH_RXCK ETH_RXCK ETH_RXCK ETH_RXCK ETH_RXCN ETH_RXCN ETH_RXCN ETH_RXCN ETH_RXD0 ETH_RXD1 ETH_TXO3	ASED065BB32AE4580 UIH E135 HPS_IOB_1, GPIO1_IO0, SPIM1_CLK, UART0_CTS_N, EMAC0_PPSTRIG0, NAND_ADQ0, SDMMC_DATA0, EMAC1_TX_CLK, TRACE_D10 HPS_IOB_2, GPIO1_IO1, SPIM1_MOSI, UART0_RTS_N, EMAC0_PPSTRIG0, NAND_ADQ1, SDMMC_DATA1, EMAC1_TX_CLK, TRACE_D9 D135 HPS_IOB_2, GPIO1_IO1, SPIM1_MOSI, UART0_RTS_N, EMAC0_PPSTRIG0, NAND_ADQ1, SDMMC_DATA1, EMAC1_TX_CLK, TRACE_D9 D136 HPS_IOB_3, GPIO1_IO2, SPIM1_MISO, UART0_RTS, IC2 OSCL, ANAD, RE, N, SDMMC_CLK, EMAC1_RX_CLK, TRACE_D8 AG100 ASPIN1_SSO, UART1_RTS, N, EMAC2_PPSTRIG2, NAND_ADQ2, SDMMC_DATA2, ISC1_SCL_EMAC1_TXD1, TRACE_D14 HPS_IOB_4, GPIO1_IO6, SPIS1_SSO, N, UART1_TX, IZC1_SDA, NAND_ADQ3, SDMMC_DATA3, ISC0_SDA, EMAC1_RXD0, TRACE_D14 HPS_IOB_6, GPIO1_IO6, SPIS1_SSO, N, UART1_TX, IZC1_SDA, NAND_ADQ3, SDMMC_DATA3, ISC0_SDA, EMAC1_RXD0, TRACE_D14 HPS_IOB_7, GPIO1_IO6, SPIS1_SSO, N, UART1_TX, IZC1_SDA, NAND_ADQ3, SDMMC_DATA3, ISC0_SDA, EMAC1_RXD0, TRACE_D15 HPS_IOB_1, GPIO1_IO6, JTAG_TKS, SPIS0_SOL, MIDIO2_MDIC, IZC_EMAC2_SDA, NAND_ADQ6, SDMMC_DATA4, EMAC1_TXD2, TRACE_D14 HPS_IOB_1, GPIO1_IO1, JTAG_TDO, SPIS0_SSOL, MNDIO2_MDC, IZC_EMAC2_SDA, NAND_ADQ6, SDMMC_DATA4, EMAC1_RXD3, TRACE_D14 HPS_IOB_1, GPIO1_IO1, JTAG_TDO, SPIS0_SSOL, MNDIO2_MDC, IZC_EMAC2_SCL, NAND_ADQ6, SDMMC_DATA5, EMAC1_RXD3, TRACE_D14 HPS_IOB_1, GPIO1_IO1, JTAG_TDO, SPIS0_SSOL, MOIDO_MDC, IZ

Figure 4-11 : AXE5-Eagle board schematic wiring for Advanced IP Placement

The Advanced FPGA Placement tab allows you to route specific peripherals to the FPGA.

Figure 5-12 below shows the specific peripherals that are routed to FPGA I/O banks. They are:

- EMACO
- I2C1
- SPIMO

4.3.2 Advanced FPGA Placement

WDW

▼ Pin Mux GUI		
Auto-Place IP Advanced		
Advanced IP Placement Ad	vanced FPGA Placement	
IP Block	Route to FPGA?	Options
EMAC 0	Yes 💌	EMAC 0 Interface: GMI - EMAC 0 PHY: MDIO -
EMAC 1	No 🔻	EMAC 1 Interface: CMI - EMAC 1 PHY: None -
EMAC 2	No 🔻	EMAC 2 Interface: CMI - EMAC 2 PHY: None -
SPIS 0	No 🔻	
SPIS 1	No	Apply Selections
UART 0	No	
UART 1	No	
12C 0	No	
I2C 1	Yes 💌	
13C 0	No	
I3C 1	No	
TRACE	No	TRACE Bit-width: 32
SPIM 0	Yes 💌	
SPIM 1	No	
I2C EMAC 0	No	
I2C EMAC 1	No	
I2C EMAC 2	No 🔫	

Figure 4-12 : AXE5-Eagle board Advanced FPGA Placement

The HPS customization information is compiled into the configuration bitstream and is later used by the FSBL to configure the HPS at boot time. It is commonly referred to as the HPS handoff data.

WUVI

5 Creating a Bootable Image

In section three we explored the hardware, firmware and software necessary to boot an Agilex 5 SoC FPGA from Power-on to the Linux prompt. You will now learn how to build the required software. You will also learn how to package it on appropriate boot media.

The flow for creating a Golden System Reference Design is:

- Create a Hardware project in Quartus (GHRD)
- Customize the HPS in Platform Designer
- Compile the GHRD in Quartus to generate an FPGA configuration bitstream.
- Compile the Arm Trusted Firmware (BL31)
- Compile U-boot. This creates the FSBL and the SSBL.
- Compile a U-boot boot script.
- Compile the Linux kernel
- Use the Yocto project to create a Linux root file system (rootfs)
- Package BL31, U-boot (SSBL), boot script, and the Linux kernel in the FAT partition of an SD card.
- Package the rootfs in the Linux partition of the SD card.
- Create a custom FPGA configuration image, using the Quartus Programming File Generator. This image includes the SDM firmware, the FSBL, HPS handoff data and the FPGA configuration data.
- Write the custom FPGA configuration image into QSPI flash using the Quartus Programmer.

This lab will focus on compiling the software components required to boot Linux. You will also boot the Linux image on an AXE5-Eagle board

- The GHRD is provided as a completed, pre-built, project.
- The Yocto project can take up to a few hours to build. It is provided as a completed, pre-built, project.



The GSRD flow is shown in Figure 5-1 below.



Figure 5-1 : The GSRD Build Flow

Follow the instructions in the next few sections of the Lab to create a bootable Linux image for the AXE5-Eagle board

5.1 Code repositories

Arrow hosts several repositories, required for this build, on Github. They are a mirror of the Altera repositories and are continually maintained to include the latest updates. The repositories are listed below.

- Arm Trusted Firmware <u>arm-trusted-firmware</u>
- U-boot <u>u-boot-socfpga</u>
- Linux <u>linux_socfpga</u>

Additional repositories are hosted to support the GHRD and other reference designs

- Golden Hardware Reference Design ghrd-socfpga
- Reference Designs <u>refdes-agilex5</u>

WUVN

5.2 Launch the Oracle VirtualBox Linux Virtual Machine

5.2.1 Launch the VirtualBox based Ubuntu 22.04 LTS Virtual Machine.

Select the Agilex 5 Workshop and then press the Start button

🔀 Oracle VirtualBox Manager			
<u>F</u> ile <u>Machine Activity H</u> elp			
Tools	Export Activity Overview	Preferences Settings	Disca d Start
Agilex 5 Workshop	CPU Load		
	Guest Load:		

5.2.2 Copy and paste guide

A copy and paste guide is provided for convenience. These commands can be pasted into the Linux shell as directed in the Lab guide.

The following shortcuts can be used

Сору	Ctrl + C
Paste	Shift + Ctrl + V



5.2.3 Host password

The password for the VirtualBox VM is **root**. This will be required by the super user command sudo.

5.2.4 VirtualBox Menu Bar

A menu bar is visible at the top of the VirtualBox screen. This will be referred to later in the lab document for access to specific functions.



5.3 Setup the build environment

Follow the instructions listed below to setup the build environment. First, open a shell. The instructions can be copied and pasted from the copy and paste guide, a line at a time, into the shell and executed. The instructions do the following:

• Define a TOP_FOLDER

```
$ cd agilex_5
$ export TOP_FOLDER=`pwd`
```

5.4 Arm Trusted Firmware (BL31)

The Arm Trusted Firmware code has not been modified for the AXE5-Eagle board. The code is a mirror image of the altera repository and can be compiled as is.

Follow the instructions listed below to clone the source code and complete the compilation. The instructions can be copied and pasted from the copy and paste guide, a line at a time, into the shell and executed. The instructions do the following:

- Clone the Arrow Arm Trusted Firmware repository
- Compile

\$ git clone -b QPDS25.1_REL_GSRD_PR https://github.com/ArrowElectronics/arm-trusted-firmware arm-trusted-firmware

\$ cd arm-trusted-firmware

\$ make -j 48 PLAT=agilex5 bl31

The following file is created:

• \$TOP_FOLDER/arm-trusted-firmware/build/agilex5/release/bl31.bin

The build flow for ARM Trusted Firmware is represented in the figure below.

Arm Trusted Firmware



Figure 5-2 : Arm Trusted Firmware Build flow

5.5 U-boot

The build for the AXE5-Eagle board utilizes two distinct customization sources.

- U-boot build configuration (defconfig)
- devicetree

5.5.1 defconfig

U-boot utilizes the same Kconfig, Kbuild build configuration system as Linux. The build configuration is specified in a defconfig file. This determines which features and hardware support code are built into the U-boot executable.

The defconfig for the AXE5-Eagle board. Is comprised of a combination of a standard agilex 5 defconfig and a custom config fragment.

- <u>socfpga_agilex5_defconfig</u>
- <u>config-fragment-eagle</u>

5.5.2 Devicetree

The devicetrees are used to define dynamic boot selections at boot time. They define which drivers to load and which peripherals to enable.

Devicetrees for U-boot have been customized for the AXE5-Eagle board.

- <u>socfpga_agilex5_axe5_eagle-u-boot.dtsi</u>
- <u>socfpga_agilex5_axe5_eagle.dts</u>

The same set of Devicetree source files are used for FSBL and SSBL. The U-Boot devicetree is filtered by the fdtgrep tools during the build process to generate a much smaller device tree used in the FSBL.

5.5.3 Compile U-boot

Follow the instructions listed below to clone the source code and complete the compilation. The instructions can be copied and pasted from the copy and paste guide, a line at a time, into the shell and executed. The instructions do the following:

- Clone the source.
- Clean the code base of any remnants using the mrproper option. Fun fact: The name mrproper is derived from a reference to the cleaning product <u>Mr. Clean</u>, which translates into Mr. Proper in other languages.
- Use the AXE5-Eagle board build configuration, socfpga_agilex5_axe5_eagle_defconfig
- Create a link to the ATF bl31 binary file. This will be packaged into the uboot.itb image.

\$ cd \$TOP_FOLDER

\$ rm -rf u-boot-socfpga

\$ git clone -b QPDS25.1_REL_GSRD_PR https://github.com/ArrowElectronics/u-boot-socfpga u-boot-socfpga

\$ cd u-boot-socfpga

• Only boot from SD, do not try QSPI and NAND

\$ sed -i 's/u-boot,spl-boot-order.*/u-boot\,spl-boot-order = \&mmc;/g' arch/arm/dts/socfpga_agilex5_axe5_eagle-u-boot.dtsi

• Disable NAND in the device tree

\$ sed -i '/&nand {/!b;n;c\\tstatus = "disabled";' arch/arm/dts/socfpga_agilex5_axe5_eagle-u-boot.dtsi

• Link to ATF

\$ In -s ../arm-trusted-firmware/build/agilex5/release/bl31.bin

• Clean the build

\$ make clean && make mrproper

• Create the defconfig. Combine with the custom config fragment

\$ make socfpga_agilex5_ defconfig

\$./scripts/kconfig/merge_config.sh -O . -m .config config-fragment-eagle

- Compile to generate the devicetree, FSBL & SSBL
- Package the ATF bl31 binary, devicetree and SSBL into u-boot.itb
 \$ make -j 64

The following files are created:

- \$TOP_FOLDER/u-boot-socfpga/u-boot.itb (SSBL)
- \$TOP_FOLDER/u-boot-socfpga/spl/u-boot-spl-dtb.hex (FSBL)

Detailed build flow for U-boot is represented in the figure below.



Figure 5-4 : U-boot (SSBL) Build flow

5.6 Linux

The build for the AXE5-Eagle board utilizes two distinct customization sources.

- Linux kernel build configuration (defconfig)
- Devicetree source (dts)

5.6.1 defconfig

The Linux kernel utilizes the Kconfig, Kbuild build configuration system. The build configuration is specified in a defconfig file. This determines which features and hardware support code are built into the Linux kernel.

The defconfig for the AXE5-Eagle board. Is comprised of a combination of a standard linux arch64 defconfig and a custom config fragment.

- <u>defconfig</u>
- <u>config-fragment-eagle</u>

5.6.2 Devicetree

The devicetree is used to define dynamic boot selections at boot time. They define which drivers to load and which peripherals to enable. The devicetree also defines the location of the peripherals in the memory map and their associated drivers.

The Devicetree listed below has been customized for the AXE5-Eagle board.

• <u>socfpga_agilex5_axe5_eagle.dts</u>

5.6.3 Compile Linux

Follow the instructions listed below to clone the source code and complete the compilation. This will take approximately 25 minutes to download and compile. The instructions can be copied and pasted from the copy and paste guide, a line at a time, into the shell and executed. The instructions do the following:



- Clone the source.
- Create the AXE5-Eagle board build configuration, socfpga_agilex5_axe5_eagle_defconfig to compile the Linux kernel
- Compile the Linux kernel and the devicetree
- Setup the build environment and clone the linux source code

\$ cd \$TOP_FOLDER

\$ rm -rf linux-socfpga

\$ git clone -b QPDS25.1_REL_GSRD_PR https://github.com/ArrowElectronics/linux-socfpga

\$ cd linux-socfpga

• Add arrow dts folder as Makefile option

\$ sed -i '\$ a subdir-y += arrow' arch/arm64/boot/dts/Makefile

- Merge configuration fragment with the default defconfig
- \$ make defconfig
- \$./scripts/kconfig/merge_config.sh -O ./ ./.config ./config-fragment-eagle

• Compile the Linux kernel and the devicetree

\$ make -j 64 Image && make arrow/socfpga_agilex5_axe5_eagle.dtb

The following files are created:

- \$TOP_FOLDER/linux-socfpga/arch/arm64/boot/Image
- \$TOP_FOLDER/linuxsocfpga/arch/arm64/boot/dts/arrow/socfpga_agilex5_axe5_eagle.dtb



Figure 5-5 : Linux Build flow

WUVN

5.7 Create a Linux Root File System (rootfs) with Yocto

The Yocto build requirements and flow are described on the Rocketboards site on the "<u>Building Bootloader for Agilex 5</u>" page. This can take a number of hours to complete.

The compiled rootfs image is provided for this lab..

The file is located at :

• \$TOP_FOLDER/yocto/build/tmp/deploy/images/agilex5/core-imageminimal-agilex5.rootfs.tar.gz

WUVN

5.8 Create the FPGA Configuration Bitstream Images

The HPS boot first mode requires that two configuration files are generated. The first contains the HPS EMIF I/O configuration information. The SDM uses this to setup the HPS memory controller I/O before the FSBL starts running. This file is combined with the FSBL and stored as a JIC file in QSPI flash. It can also be created as an SRAM Object File (SOF) and downloaded via JTAG. This is convenient during development.

The second file is produced as a Raw Binary File (RBF) and contains the FPGA core logic and I/O configuration information. The RBF is placed on the FAT partition of the SD card. It is read during the SSBL operation and written to the FPGA.

5.8.1 Create the HPS EMIF I/O Configuration SOF file

Create a custom HPS EMIF I/O configuration image, using the Quartus Programming File Generator. This image includes the FSBL, HPS handoff data and the FPGA configuration data. It is generated as a SOF file (SRAM Object File) and is downloaded into the FPGA. This will trigger an FPGA reconfiguration which in turn will begin the process of booting the HPS.

The instructions can be copied and pasted from the copy and paste guide, a line at a time, into the shell and executed. Include the line below when cutting and pasting. The instructions do the following:

- cd to the GHRD output_files subdirectory
- Create the integrated SOF file

\$ cd \$TOP_FOLDER/ghrd-socfpga/axe5_eagle_ghrd/output_files/

\$ quartus_pfg -c axe5_eagle_top.sof axe5_eagle_top_hps.sof -o hps_path=\$TOP_FOLDER/uboot-socfpga/spl/u-boot-spl-dtb.hex

The following Quartus Programming File Generation option is used

• -o hps_path points to the location of the FSBL

The following file is generated :

 \$TOP_FOLDER/ghrdsocfpga/axe5_eagle_ghrd/output_files/axe5_eagle_top_hps.sof

WDVI

5.8.2 Create the FPGA Core RBF file

Create the FPGA Core RBF image using the Quartus Programming File Generator. This image includes the FPGA Core logic and I/O configuration data. It is written to the FAT partition of the SD card.

• Create the RBF file

\$ cd \$TOP_FOLDER/ghrd-socfpga/axe5_eagle_ghrd/output_files/

```
$ quartus_pfg -c axe5_eagle_top.sof axe5_eagle_top.jic -o hps=on -o device=MT25QU02G -o flash_loader=A5ED065BB32AE5SR0 -o hps_path=$TOP_FOLDER/u-boot-socfpga/spl/u-boot-spl-dtb.hex -o mode=ASX4
```

The following Quartus Programming File Generation option is used

• -o hps_path points to the location of the FSBL

The following files are created :

- \$TOP_FOLDER/ghrd-socfpga/axe5_eagle_ghrd/output_files/axe5_eagle_top.hps.jic
- \$TOP_FOLDER/ghrd-socfpga/axe5_eagle_ghrd/output_files/axe5_eagle_top.core.rbf (rename it to ghrd.core.rbf)





WUVIN

5.9 Create the SD Card Image

Intel provides a python utility, *make_sdimage_p3.py*, that will create a bootable image, with partitions and content. The instructions can be copied and pasted from the copy and paste guide, a line at a time, into the shell and executed. Include the line below when cutting and pasting. The instructions do the following:

The commands below do the following

- create a directory for collecting the content for the SD card
- download the sdimage_p3.py utility
- copy all the files for deployment to the fatfs and rootfs directories.

\$ cd \$TOP_FOLDER

\$ mkdir sd_card && cd sd_card

\$ wget https://releases.rocketboards.org/release/2020.11/gsrd/tools/make_sdimage_p3.py

\$ # remove mkfs.fat parameter which has some issues on Ubuntu 22.04

\$ sed -i 's/\"\-F 32\",//g' make_sdimage_p3.py

\$ chmod +x make_sdimage_p3.py

\$ mkdir fatfs && cd fatfs

\$ cp \$TOP_FOLDER/ghrd-socfpga/axe5_eagle_ghrd/output_files/ghrd.core.rbf .

\$ cp \$TOP_FOLDER/u-boot-socfpga/u-boot.itb .

\$ cp \$TOP_FOLDER/linux-socfpga/arch/arm64/boot/Image .

\$ cp \$TOP_FOLDER/linux-

socfpga/arch/arm64/boot/dts/arrow/socfpga_agilex5_axe5_eagle.dtb .

\$ cd ..

\$ mkdir rootfs && cd rootfs

\$ sudo tar xf \$TOP_FOLDER/yocto/build/tmp/deploy/images/agilex5/core-image-minimal-agilex5.rootfs.tar.gz

\$ cd ..



• Use the sdimage_p3.py utility to create sdcard.img.

\$ sudo python3 make_sdimage_p3.py -f -P fatfs/*,num=1,format=fat32,size=512M -P rootfs/*,num=2,format=ext3,size=512M -s 1024M -n sdcard.img

\$ sudo chmod 777 sdcard.img \$ cd ..

The file is located at :

• \$TOP_FOLDER/sd_card/sdcard.img

5.9.1 Write the SD Card image

The image can be written to an SD card using the dd command in Linux. The instructions can be copied and pasted from the windows below, a line at a time, into the shell and executed. The instructions do the following:

Caution. Care must be taken to first identify the drive letter of the SD Card. Writing an incorrect drive letter can potentially overwrite the contents of the Virtual Machines hard drive.

Determine the device associated with the SD card on the host. Run the command below **before and after** inserting and enabling the the SD card in the VM.

\$ cat /proc/partitions

5.9.1.1 Enable the SD Card Adaptor

It is best to use a USB to micro SD card adaptor as they are recognized by VirtualBox. Use the following steps to make the adaptor available in the VM.

• On the VirtualBox menu bar press Devices → USB and then click on the adaptor.

WDVN

ile Machine View Input	Dev	optical Drives	•	1							
	~	1 C C C C C C C C C C C C C C C C C C C	÷								
	0	Audio									
	7	Network	•	4							
	Ø	USB	•		USB Settings						
		Shared Folders	•		Intel Corp. [0002]						
	۳	Shared Clipboard	•		Dell Computer Corp. [0101]		- •				
	3	Drag and Drop	•	_	Dell Computer Corp. [0101]			Ē			labus
	A	Insert Guest Additions CD image		-	GEMBIRD [0111]						
	13	Upgrade Guest Additions			Western Digital Elements 10B8 [1012]	Vendor II Product					proc/partitio
	_	opgitude ouest Additions			Realtek USB 10/100/1000 LAN [3111] Realtek Semiconductor Corp. [8264]	Revision:	0111	major	minor	#blocks nam	ie
					GN Audio A/S Jabra EVOLVE 30 II [0203]	State: Bu	sy				
					Broadcom Corp. [0101]			7			loop0
					Realtek 802.11ac WLAN Adapter [0200]		\mathbf{V}	7		1 76028	
					Generic USB3.0 Card Reader [1539]		A			2 276244 3 277748	
					CHICONY HP USB Multimedia Keyboard [0100					4 76056	
					Logitech USB Receiver [2901]		(?)	7		5 517212	
					FTDI FT230X Basic UART [1000]		•	7		5 <u>517212</u> 5 10976	
				~	Arrow USB Blaster TEI0004 [0700]			7		7 93888	
				_				11		93888 9 57454	
								8		0 62914560	
								8		1 1024	
								8			
								7	8	B 10792	loop8
								7 7		8 10792 9 39760	

Run the command below **again.** The new drive letter will show up as /dev/sdx/ where x represents the actual letter (a,b,c,d etc).

\$ cat /proc/partitions

Use the dd utility to write the SD image to the SD card. **Substitute the letter x** with the actual drive letter discovered above. Then use the sync command to flush the changes from memory to the SD card.

labuse	r@Labuser	:~\$ cat /p	oroc/par
major ı	minor #b	locks nar	ie
7	Θ	4	loop0
7	1	76028	
7	2	276244	
7	3	277748	loop3
7	4	76056	loop4
7	5	517212	loop5
7	6	10976	loop6
7	7	93888	
11	Θ	57454	sr0
8	0	62914560	
8	1	1024	
8	2	62911488	
7	8	10792	
7	9	39760	
7	10		loop10
8	16	31166976	
8	17	512000	
8	18	1536000	sdb2

\$ sudo dd if=\$TOP_FOLDER/sd_card/sdcard.img of=/dev/sdx bs=1M status=progress
\$ sudo sync

WUVN

5.10 Configure the board

The following components are required for the demo:

- AXE5-Eagle (TEI0185) development board,
- 12VDC 40W power supply
- Arrow-USB-Blaster (TEI-0004-02) for downloading to the FPGA
- 2 x micro-USB Cable (one for the Arrow Blaster, one for the HPS UART)
- 8GB SD card with the sdcard.img

5.10.1 Configure the MSEL DIP Switches

The MSEL2 and MSEL1 DIP switches need to be set to the OFF position (right) for JTAG Boot selection.



5.10.2 Assemble the Hardware

• Insert the SD card in the J24 cage, on the right hand of the board.



• Attach the micro-USB cable to UART (J5) connector



• Plug the Arrow-USB-Blaster (TEI0004-02) into J34 with the USB connector facing to the right.



- Connect both USB cables to the host computer
- Connect the power supply to the AXE5-Eagle J29 barrel connector
- Plug the AC-DC adapter into an AC outlet

5.11Connect to the target terminal

- Launch a terminal program (like *Tera Term VT* or *Putty*) and connect using **serial port**
- Select 115200 baud 8,N,1
- Select the appropriate target COM port

5.12 Boot the Linux Image

- When the integrated SOF file has been downloaded the Secure Device Manager (SDM) will initiate the FPGA configuration process.
- The SDM will read the SOF file. This contains the FPGA image, the HPS configuration data and the U-boot First Stage Boot Loader (FSBL)
- When the FPGA is configured, the SDM will release the Arm processor cluster in the Hard Processing System (HPS) from reset.
- The Arm processor cluster then boots U-boot and Linux from the SD card
- The Linux password is root

5.12.1 Enable the Arrow Blaster in the VirtualBox VM

Click on Devices \rightarrow USB \rightarrow Arrow USB Blaster to enable the Blaster in the VirtualBox VM.

WDVV

🎽 Ag	gilex 5 Work	kshop [Ru	unning] - ()racle ∖	/irtualBox			
File	Machine	View	Input D	evices	Help			
			(Ор	tical Drives	F	1	
			0	Au	dio	×		
			Ē	P Ne	twork	•		
			٢) USI	В	۲	Ô	USB Settings
			C	Sha	ared Folders	۲		Intel Corp. [0002]
			Ľ] Sha	ared Clipboard	۲		Dell Computer Corp. [0101]
				Dra	ig and Drop	×		Dell Computer Corp. [0101]
							~	GEMBIRD [0111]
			4		ert Guest Additions CD image			Western Digital Technologies, Inc. Elements Portable (WDBU6Y, WDBUZG) [1012]
			E	🧿 Up	grade Guest Additions			Realtek USB 10/100/1000 LAN [3111]
								Realtek Semiconductor Corp. [8264]
								GN Audio A/S Jabra EVOLVE 30 II [0203]
								Broadcom Corp. [0101]
								Realtek 802.11ac WLAN Adapter [0200]
								Generic USB3.0 Card Reader [1539]
								CHICONY HP USB Multimedia Keyboard [0100]
								Logitech USB Receiver [2901]
								FTDI FT230X Basic UART [1000]
								Arrow USB Blaster TEI0004 [0700]

5.12.2 Download the FPGA configuration file

The FPGA JTAG chain will expose 1 or 2 endpoints when auto-detected by the Quartus programmer. Follow the appropriate instructions to program the Agilex 5 FPGA for either scenario.

Determine the number of JTAG devices. In the terminal in VirtualBox type

\$ jtagconfig

The jtag chain will respond with one or two devices in the chain. An example of each is shown below

One JTAG device

1) Arrow-USB-Blaster [ARA31601-TEI0004]

0364F0DD A5E(C065BB32AR0|D065BB32AR0)

Two JTAG devices

1) Arrow-USB-Blaster [ARA31601-TEI0004] 4BA06477 ARM_CORESIGHT_SOC_600 0364F0DD A5E(C065BB32AR0|D065BB32AR0)

WUVI

5.12.2.1 Download the SOF file

The instructions can be copied and pasted from the copy and paste guide, a line at a time, into the shell and executed.

• cd to the output files directory

\$ cd \$TOP_FOLDER/ghrd-socfpga/axe5_eagle_ghrd/output_files/

Option 1: One Device

quartus_pgm -c 1 -m jtag -o "p;axe5_eagle_top_hps.sof@1"

Option 2: Two Devices

quartus_pgm -c 1 -m jtag -o "p;axe5_eagle_top_hps.sof@2"

5.13 View the Linux Boot Log

The HPS is released from reset by the SDM and the boot process begins with the FSBL. A snapshot of the initial boot log is shown below.



🚾 COM7 - Tera Te	erm VT					_		×
<u>File Edit S</u> etup	Control <u>W</u> indow	<u>H</u> elp						
L4 Main L4 sys free L4 MP L4 SP SDMMC is_ddr_csr_clk io96b_cal_stat init_mem_cal: DDR: Calibrati io96b_mb_init: io96b_mb_init: io96b_mb_init: io96b_mb_init: io96b_mb_init: io96b_mb_init: io96b_mb_init: IPDDR4: 1024 M ecc_enable_sta DDR: size chec DDR: firewall DDR: init succ Bloblist at 72 WDT: Not sta Trying to boot ## Checking ha ## Checking ha	Cold 250000 kHz 400000 kHz 100000 kHz 200000 kHz 50000 kHz 50000 kHz 50000 kHz sourcess initial DDR c ion success inum_instance get memory i 1096B 0 mem_ 1096B 0 mem_ 1096B 0 mem_ 1096B 0: num tiB atus: ECC enab ck success init success iss 2000 not found rting watchdo from MMC1 1sh(es) for co	dr csr io96 on for I096 alibration 1 interface I0 interface 0 _mem_interfa le status: 0 (err=-2) g010d00200 nfig board-0 age atf	b_0 c1kge B instand [096B_0 s 76B 0 : ip_type : instand ace: 0x1 0 0K crc32+ 0	enA is su ce 0x1840 succeed e_ret: 0x ce_id_ret OK + 0K	ccessfull <u></u> 0400 done 1	y locke	d sec !	

Click on the link below to view a complete Boot Log of Linux on the AXE5-Eagle board

• AXE5-Eagle board Linux Boot Log

WUNN

5.14 Turn RGB LEDs On and Off

This section explains how FPGA peripherals can be connected to the HPS and where they are located in the HPS memory map. Accessing FPGA connected LEDs are an example of this.

Four RGB LEDs are directly connected to the FPGA. This is shown in the figure below.



Each RGB LED is connected to a 3 bit PIO peripheral in the FPGA. These PIOs are located in the peripheral_subsystem in the GHRD. The peripheral_subsystem is connected to the HPS memory map via the Lightweight HPS to FPGA (LWH2F) bridge.

The LWH2F bridge is mapped at offset 0x2000000 within the HPS memory map

512 MB LW HPS2FPGA	0x00 2000_0000
47 MB Reserved (Error Generated)	0x00 1D10 0000
1 MB GIC Regs	0x00_1D00_0000
16 MB CCU (Ncore) Regs	0x00_1C00_0000
64 MB MPFE Regs	0x00_1800_0000
128 MB PSS Periphs	0x00_1000_0000
255.5 MB Reserved (Error Generated)	0x00_0008_0000
512 KB OCRAM	0x00 0000 0000



The peripheral_subsystem, within the GHRD, is mapped at address 0x08000000 on the FPGA side of the bridge.



A review of the peripheral_subsystem reveals the local addresses of the rgb_led PIO peripherals.

onne	Name	Description	Export	Clock	Base
	🗆 💷 mm_bridge	Avalon Memory Mapped Pipeline Bridge Int			
D-	▶ s0	Avalon Memory Mapped Agent	mm_peripheral_bridge_s0	[clk]	e -
—	- m0	Avalon Memory Mapped Host	Double-click to export	[clk]	
	⊟ = sys_id	System ID Peripheral Intel FPGA IP			
\longrightarrow	control_slave	Avalon Memory Mapped Agent	Double-click to export	[clk]	≜ 0x0000
	🗆 💷 pb	PIO (Parallel I/O) Intel FPGA IP			
\longrightarrow	▶ - s1	Avalon Memory Mapped Agent	Double-click to export	[clk]	
$\sim \sim$	external_connection	Conduit	pb		
	■ irq	Interrupt Sender	pb_irq	[clk]	
	🖃 💷 dipsw	PIO (Parallel I/O) Intel FPGA IP			
\rightarrow	■ s1	Avalon Memory Mapped Agent	Double-click to export	[clk]	≜ 0x0020
$\phi \rightarrow \phi$	external_connection	Conduit	dipsw		
	▶ irq	Interrupt Sender	dipsw_irq	[clk]	
	🗆 💷 rgb_led0	PIO (Parallel I/O) Intel FPGA IP			
\rightarrow	- s1	Avalon Memory Mapped Agent	Double-click to export	[clk]	0 ×0030
$\diamond \circ$	external_connection	Conduit	rgb_led0		
	E = rgb_led1	PIO (Parallel I/O) Intel FPGA IP			
\rightarrow	- S1	Avalon Memory Mapped Agent	Double-click to export	[clk]	ê 0x0040
$\diamond \circ$	 external_connection 	Conduit	rgb_led1		
	⊟ = <mark></mark> rgb_led2	PIO (Parallel I/O) Intel FPGA IP			
\rightarrow	► s1	Avalon Memory Mapped Agent	Double-click to export	[clk]	
$\rightarrow \circ$	external_connection	Conduit	rgb_led2		
	🖻 🚛 rgb_led3	PIO (Parallel I/O) Intel FPGA IP			
\mapsto	► S1	Avalon Memory Mapped Agent	Double-click to export	[clk]	ê 0x0060
$\phi - \phi$	external_connection	Conduit	rgb_led3		

To calculate the addresses of the LED PIOs from the HPS add the LWH2F bridge address (0x2000000), the address of the peripheral_subsystem (0x08000000) and the individual LED PIO (0x30, 0x40, 0x50 or 0x60) addresses. This results in the following addresses

RGB_LED0	0x28000030
RGB_LED1	0x28000040
RGB_LED2	0x28000050
RGB_LED3	0x28000060

Each PIO has three output bits. The red LED is connected to bit2, the green LED to bit1 and the blue LED to bit0. A zero will turn the LED on and a one will turn it off.

5.14.1 Access the LEDS from Linux using devmem2

Physical addresses in hardware can be directly read or written from Linux user space using the devmem2 package.

- Press enter in the Putty or Tera Term terminal.
- Type **root** when prompted for the password

5.14.1.1 Turn on RGB_LED2

- Illuminate RGB_LED2 red
 - \$ devmem2 0x28000050 w 0x03
- Illuminate RGB_LED2 green
 - \$ devmem2 0x28000050 w 0x05
- Illuminate RGB_LED2 blue
 - \$ devmem2 0x28000050 w 0x06
- Turn off RGB_LED2
 - \$ devmem2 0x28000050 w 0x07

5.14.2 Specify each LED in Linux as a device

The LEDs are typically addressed as devices from a user space application or from the command line in a shell. The Linux kernel has a device class for LEDs that allows user space to control them. The LED class includes the following features:

- LED brightness. The brightness of an LED is represented as an integer value. For LEDs connected to PWM signals, this value directly controls the brightness. For LEDs connected to GPIOs, a brightness of 0 is off and any other value is on.
- LED directory. LEDs appear in the directory /sys/class/leds/.
- LED mapping. GPIOs that are connected directly to LEDs are registered through the Linux LED class sysfs interface. The devicetree can be used to map GPIOs to LEDs, and to define their logic level.

5.14.3 Defining the RGB LEDs as devices on the AXE5-Eagle board

Two steps are required to enable the RGB LEDs as devices when building the embedded Linux kernel.

- Specify the PIOs and LEDS in the devicetree.
- Include and enable the PIO and LED drivers when building the Linux kernel.

5.14.3.1 Examine the AXE5-Eagle devicetree

First examine the sections of the devicetree that define the PIOs. The devicetree is parsed by the Linux kernel at boot time. The devicetree information for that peripheral is passed, at boot time, to the specified device driver.

RGB_LED2 is connected to the rgb_led2 PIO in the peripheral subsystem. This is defined on <u>line 54</u> in the AXE5-Eagle devicetree. This entry declares a number of important issues.

- line 54, the name of the PIO as led_pio2 and its associated FPGA address, 0x08000050
- line 55, the name of the associated Linux device driver, <u>altr,pio-1.0</u>
- line 57, the width, in bits of the PIO device

246	led_pio2: led-pio2@108000050 {
247	<pre>compatible = "altr,pio-1.0";</pre>
248	reg = <0x00000001 0x08000050 0x10>;
249	altr,ngpio = <3>;
250	<pre>#gpio-cells = <2>;</pre>
251	<pre>gpio-controller;</pre>
252	};

The altr,pio-1.0 driver bindings are described in the following Linux documentation.

Now that led_pio2 has been declared it can be referenced when declaring associated RGB LED devices. Linux declares a specific GPIO device and driver for LEDs. This is referred to in the <u>leds section</u> of the devicetree. The devicetree binding for this driver is described in the following <u>Linux documentation</u>.

Note how each bit of the associated PIO, led_pio2 is declared as an individual device (eg. fpga2_led_red, fpga_led2_blue, fpga2_led_green).



5.14.3.2 Examine the AXE5-Eagle Linux defconfig

It has been discussed that two linux devices are required in order to achieve the goal of addressing individual RGB LEDs as devices from the Linux prompt. It has already been noted how they are declared in the devicetree. Their associated drivers must be declared in the Linux defconfig file to ensure that they are available at Linux boot time.

The PIO peripheral is declared in the config fragment by the following lines of text.

• Line 2, CONFIG_GPIO_ALTERA

The LEDS GPIO peripheral is declared in the defconfig by the following lines of text.

Line 1182, CONFIG_LEDS_GPIO

5.14.4 Access the LEDS from Linux as devices

 Λ

The LED devices can be viewed by entering the following command from the Linux prompt.

```
$ ls /sys/class/devices
```

COM16 - PuTTY			_	\times
<pre>root@agilex5:~# 1s fpga_led0_blue fpga_led0_green fpga_led1_blue fpga_led1_blue fpga_led1_green fpga_led1_red fpga_led2_blue root@agilex5:~# []</pre>	<pre>/sys/class/leds fpga_led2_green fpga_led2_red fpga_led3_blue fpga_led3_green fpga_led3_red hps_led0 hps_led1</pre>	<pre>input1::capslock input1::compose input1::kana input1::numlock input1::scrolllock mmc0::</pre>		

The FPGA RGB LEDs that were declared in the devicetree are listed as individual devices. There are two additional LEDS listed that were also declared in the devicetree, hps_led0 and hps_led1. They are wired to PIOs in the HPS portion of the Agilex SoC FPGA.

- Illuminate RGB_LED2 red
 - \$ echo 1 > /sys/class/leds/fpga_led2_red/brightness
- Turn off RGB_LED2 red
 - \$ echo 0 > /sys/class/leds/fpga_led2_red/brightness
- Illuminate RGB_LED0 blue
 - \$ echo 1 > /sys/class/leds/fpga_led0_blue/brightness
- Turn off RGB_LED0 blue
 - \$ echo 0 > /sys/class/leds/fpga_led0_blue/brightness
- Turn on HPS_LED0
 - \$ echo 1 > /sys/class/leds/hps_led0/brightness
- Turn off HPS_LED0
 - \$ echo 0 > /sys/class/leds/hps led0/brightness

WUV

6 Additional Resources

Learn the architecture – Aarch64 Exception Learn the architecture – TrustZone for Aarch64 Hard Processor System Technical Reference Manual Hard Processor System Booting User Guide: Agilex 5 SoCs Device Configuration User Guide: Agilex 5 FPGAs and SoCs Arrow AXE5-Eagle Development Platform Command-line Linux Reference Design Golden Hardware Reference Design

CONGRATULATIONS! YOU HAVE SUCCESSFULLY COMPLETED Creating a Linux Boot Image

WUVN

7 Legal Disclaimer

ARROW ELECTRONICS

EVALUATION BOARD LICENSE AGREEMENT

By using this evaluation board or kit (together with all related software, firmware, components, and documentation provided by Arrow, "Evaluation Board"), You ("You") are agreeing to be bound by the terms and conditions of this Evaluation Board License Agreement ("Agreement"). Do not use the Evaluation Board until You have read and agreed to this Agreement. Your use of the Evaluation Board constitutes Your acceptance of this Agreement.

PURPOSE

The purpose of this evaluation board is solely intended for evaluation purposes. Any use of the Board beyond these purposes is on your own risk. Furthermore, according the applicable law, the offering Arrow entity explicitly does not warrant, guarantee or provide any remedies to you with regard to the board.

LICENSE

Arrow grants You a non-exclusive, limited right to use the enclosed Evaluation Board offering limited features only for Your evaluation and testing purposes in a research and development setting. Usage in a live environment is prohibited. The Evaluation Board shall not be, in any case, directly or indirectly assembled as a part in any production of Yours as it is solely developed to serve evaluation purposes and has no direct function and is not a finished product.

EVALUATION BOARD STATUS

The Evaluation Board offers limited features allowing You only to evaluate and test purposes. The Evaluation Board is not intended for consumer or household use. You are not authorized to use the Evaluation Board in any production system, and it may not be offered for sale or lease, or sold, leased or otherwise distributed for commercial purposes.

OWNERSHIP AND COPYRIGHT

Title to the Evaluation Board remains with Arrow and/or its licensors. This Agreement does not involve any transfer of intellectual property rights ("IPR) for evaluation board. You may not remove any copyright or other proprietary rights notices without prior written authorization from Arrow or it licensors.

RESTRICTIONS AND WARNINGS

Before You handle or use the Evaluation Board, You shall comply with all such warnings and other instructions and employ reasonable safety precautions in using the Evaluation Board. Failure to do so may result in death, personal injury, or property damage.

You shall not use the Evaluation Board in any safety critical or functional safety testing, including but not limited to testing of life supporting, military or nuclear applications. Arrow expressly disclaims any responsibility for such usage which shall be made at Your sole risk.

WARRANTY

Arrow warrants that it has the right to provide the evaluation board to you. This warranty is provided by Arrow in lieu of all other warranties, written or oral, statutory, express or implied, including any warranty as to merchantability, non-infringement, fitness for any particular purpose, or uninterrupted or error-free operation, all of which are expressly disclaimed. The evaluation board is provided "as is" without any other rights or warranties, directly or indirectly.

You warrant to Arrow that the evaluation board is used only by electronics experts who understand the dangers of handling and using such items, you assume all responsibility and liability for any improper or unsafe handling or use of the evaluation board by you, your employees, affiliates, contractors, and designees.

LIMITATION OF LIABILITIES

In no event shall Arrow be liable to you, whether in contract, tort (including negligence), strict liability, or any other legal theory, for any direct, indirect, special, consequential, incidental, punitive, or exemplary damages with respect to any matters relating to this agreement. In no event shall arrow's liability arising out of this agreement in the aggregate exceed the amount paid by you under this agreement for the purchase of the evaluation board.

IDENTIFICATION

You shall, at Your expense, defend Arrow and its Affiliates and Licensors against a claim or action brought by a third party for infringement or misappropriation of any patent, copyright, trade secret or other intellectual property right of a third party to the extent resulting from (1) Your combination of the Evaluation Board with any other component, system, software, or firmware, (2) Your modification of the Evaluation Board, or (3) Your use of the Evaluation Board in a manner not permitted under this Agreement. You shall indemnify Arrow and its Affiliates and Licensors against and pay any resulting costs and damages finally awarded against Arrow and its Affiliates and Licensors or agreed to in any settlement, provided that You have sole control of the defense and settlement of the claim or action, and Arrow cooperates in the defense and furnishes all related evidence under its control at Your expense. Arrow will be entitled to participate in the defense of such claim or action and to employ counsel at its own expense.

RECYCLING

The Evaluation Board is not to be disposed as an urban waste. At the end of its life cycle, differentiated waste collection must be followed, as stated in the directive 2002/96/EC. In all the countries belonging to the European Union (EU Dir. 2002/96/EC) and those following differentiated recycling, the Evaluation Board is subject to differentiated recycling at the end of its life cycle, therefore: It is forbidden to dispose the Evaluation Board as an undifferentiated waste or with other domestic wastes. Consult the local authorities for more information on the proper disposal channels. An incorrect Evaluation Board disposal may cause damage to the environment and is punishable by the law.